

Prime Computer Logic Diagrams

STORAGE MODULE CONTROLLER

W.W. / E.V.

LOGIC DIAG.

LDS 2523

TABLE OF CONTENTS

SECTION I . . Storage Module Controller

- A. General Description I-01
- B. Programming I-05
- C. Timing Diagrams I-14
- D. Channel Instruction Summary I-24

SECTION II. . SOC Directory W.W.

- A. Revision Status (A) II-01
- B. I/O Bus Interface Logic (W.W.) II-02
- C. Dip Allo Charts II-39
- D. Connector List. II-40
- E. Storage Module Controllers w/Proms. II-41

SECTION III . SOC Directory (E.V.)

- A. Revision Status (A) III-01
- B. Connector List. III-39

SECTION IV

- A. Storage Module Configuration. IV-01
- B. Cables. IV-02
- C. Boms. IV-05

STORAGE MODULE CONTROLLER
W.W. / E.V.

LOGIC DIAG. LDS 2523

DWG NO.	DATE	REV
LDS 2523	4 15 77	A

PE-T-221 Rev 1		LTR	DATE	REVISION	DR.	CK.
MATERIAL		DWN		PRIME COMPUTER INC. NATICK, MASS.		
		CHK				
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES xx xxx ANGLES ±.02 ±.005 ±1/2°		ENG. D. Gardiner		Storage Module Controller		
		APPRD				
USED ON		SCALE	SIZE	DWG. NO.	REV.	
NEXT ASSY		SHEET 1 OF 24		SPC 2466	1	

PE-T-221
Rev 1

DATE: May 21, 1976
 TO: Programming and Engineering Staff
 FROM: Derek J. Gardiner
 SUBJECT: Storage Module Controller Specification

Now available from Drafting is Rev 1 of the Storage Module Specification SPC 2466. Major differences are as follows:

- 1) Dual port devices described in paragraph 2.4.
- 2) Data field checkword doubled in size to 32 bits to allow error correction as well as detection.
- 3) Table 1 revised to make the standard record size 1040 words instead of 1032.
- 4) Extra INA added - input OAR.
- 5) Mask field expanded from five to six bits to assist dual port operation.
- 6) Select order changed to allow a "de-select".
- 7) Seek order to current track no longer takes any appreciable time.
- 8) Status bit 11 added for dual-port operation.
- 9) Use of "short-read" feature clarified.
- 10) Inter-record channel processing time extended.
- 11) Appendix A added to explain the error correction process.

Derek Gardiner

Derek J. Gardiner
/nf

Also see "NOTE" on the following page.

I-01

NOTE: The following products are released and available.

<u>Prime No.</u>	<u>Description</u>
4240	One 80 megabyte storage module, controller, one pack, cables.
4241	One 80 megabyte storage module, with pack, to add to 4240 or 4242.
4242	One 300 megabyte storage module, controller, one pack, cables.
4243	One 300 megabyte storage module, with pack, to add to 4240 or 4242.

Dual port devices are not yet available. The controller is not available by itself.

LTR	DATE	REVISION	DR.	CK.
1.0 <u>GENERAL</u>				
<p>This specification describes the operating characteristics of model 4004 disk controller. This controller interfaces to CDC "Storage Module" diskfiles. These are high capacity, high transfer rate devices which store data on special disk packs with platters similar to IBM 3330. Up to four Storage Module devices may be used on one controller. Minimum on-line storage is 80 megabytes of data; maximum is 1200 megabytes. Two controllers are supported by software.</p> <p>The Storage Module Controller (SMC), designated Prime model number 4004, is not program compatible with other disk controllers in the Prime model line. Storage module media is neither mechanically nor format compatible with other Prime diskfiles. This controller requires that the Prime CPU be equipped with DMT. It is a software requirement that the CPU have high-speed arithmetic. This controller receives its orders as a channel processor in a manner similar to Prime models 4001/2/3. DMT is needed for this. Note: "Words" in this specification are defined to be 16 bits long.</p>				
2.0 <u>OVERALL CHARACTERISTICS</u>				
2.1 <u>Data Organization</u>				
<p>Data on the disk is organized in cylinders, tracks and records. A given recording surface is divided into concentric circles defined as tracks. Each track is subdivided into records. A recording area accessible without head movement on one spindle is defined as a cylinder. A five-surface disk pack has 5 tracks per cylinder and a 19 surface disk pack has 19 tracks per cylinder. Each cylinder can have up to 19 read/write heads. These heads can be positioned in any one of 823 positions (tracks).</p>				
2.2 <u>Device Specifications</u>				
<p>Storage Module devices have either a five platter disk pack or a twelve platter disk pack. These give an unformatted capacity of about 80 and 300 megabytes of storage. Device parameters are as follows:</p>				
		<u>80 Megabyte</u>	<u>300 Megabyte</u>	
Speed (RPM)		3600	3600	
Recording density (bpi)		6038	6038	
Bits/tracks		161280	161280	
Tracks/disk		823	823	
Track density (tpi)		400	400	
Platters		5	12	
Data surfaces		5	19	
Data rate (MHz)		9.67	9.67	
Seek time, one track (ms)		6	6	
Seek time, 823 tracks (ms)		55	55	
<i>I-02</i>	USED ON	SCALE	SIZE	DWG. NO.
	NEXT ASSY	SHEET 2 OF 19		SPC 2466
				REV.

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

	80 Megabyte	300 Megabyte
Weight (lbs.)		
Rack mounted device	165	-
Base cabinet device	213	600
Voltage/frequency	120/60Hz	208/60Hz
	220/50Hz	220/50Hz


These diskfiles use one complete platter as a servo-surface. This is how they can achieve a track density of 400 tpi and still guarantee media interchangeability between drives. Note: 80 megabyte diskpacks cannot be used in the 300 megabyte drive.

The 80 megabyte diskfile can be rack mounted or supplied on a base cabinet; the latter is available in two styles (and prices) - utilitarian and deluxe. Two 80 megabyte files can be mounted in the deluxe cabinet.

Each diskfile has an operator panel with three indicators/switches: Start, Ready, Fault.

2.3 Device Cabling

Cables between the controller and the storage module devices are part daisy-chain, part radial. The figure below shows how this is arranged.



The interface between model 4004 and the storage modules uses differential drivers and receivers. The last device in the daisy chain has a terminator.

2.4 Dual Port Devices

Storage Modules are available with a dual-port capability such that two controllers may have access to a single device. Figure 1 shows a configuration with CPU number 1 having exclusive access to an 80 megabyte device and shared access to two 300 megabyte devices. CPU number 2 has exclusive access to one 80 and one 300 megabyte device plus shared access to the same two 300 megabyte devices.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 3 OF		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----




FIGURE 1. DUAL-PORT CAPABILITY

I-03	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 4 OF 24		SPC 2466	1

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

2.5 Record Layout

Each track on each disk surface will store about 10,000 computer words. As this is an inconveniently large chunk to read or write at any one time, the surface of the disk is divided into records. As each record (regardless of its size) requires a fixed overhead of words to be recorded for control purposes, the smaller the record size, the greater the wastage of storage space. This controller utilizes a flexible record arrangement. The size of the record is determined at the time the diskpack is "formatted". It is customary to use the same format for the complete disk, but this is not a requirement as far as the controller is concerned. The controller requires only that each track have equal length records.

2.6 Recording Format

In addition to the actual data, each record contains other fields used for synchronization, circuit recovery times, data error checking and head and track integrity checking. The latter is a 48 bit field recorded on the disk ahead of each data field - the recording is done during a pack format operation and normally would be done once only for the life of the pack. This field is known as a header. The information recorded in each header is unique for each data field on the disk-pack. Each time an access is made to a specific data field on a diskpack, a check is made that the expected header agrees with the actual header.

Each record will have the following fields.

Field	Size and Content
Address mark	24 bits of erase
Sync No. 1	216 zeros
Flag No. 1	8 ones
Header	48 bits
Head gap	4 zeros
Sync No. 2	204 zeros
Flag No. 2	8 ones
Data field	(32 x 16) bits minimum (2048 x 16) bits maximum
Checkword	32 bits
Postamble	736 zeros

All the above fields, with the exception of the data field, constitute a fixed overhead of 1280 bits per record. The address mark field is a special synchronizing flag which alerts the controller that a header field is about to be read. The postamble is a field which is used as a space between records to allow channel processing to take place from one read/write order to the next. This is explained in detail in paragraph 3.7 below.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET OF			

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

2.7 Storage Capacity

The storage capacity of each diskfile depends on the record length chosen and this is determined when the media is formatted.

Parameters germane to a format operation are as follows:

Bits per track	161,280
Overhead per record	1280 (bits)
Data field	Modulo 8 words

Table 1 shows typical record formats provided by the controller. The "record size code" is information used by the controller for read/write orders to determine the data field length.

TABLE I

Record Size Code	Data Words Per Record	Overhead Per Record (bits)	Total Bits Per Record	Records Per Track (dec.)	Record Addresses (decimal)	Wastage (bits) Per Track	Total Storage (Megabytes)	
							80 mb	300 mb
0	1040	1280	17,920	9	0-8	0	77	292
1	448	1280	8,448	19	0-18	768	70	266
2	512	1280	9,472	17	0-16	256	72	272
3	64	1280	2,304	70	0-69	0	37	140
4	128	1280	3,328	48	0-47	1,536	51	192
8	2048	1280	34,048	4	0-3	25,088	67	256

I-04	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET OF			

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

2.8 Record Addressing and Data Transfer Modes

A specific record is addressed by selecting one of four storage module devices, a specific cylinder using a seek order, a head and record using a read or write order. The controller contains data paths to transfer information to only one diskfile at a time. However, all diskfiles can seek simultaneously.

Data is transferred between the controller and memory using DMA. Data chaining operations (scatter/gather) are realized by use of multiple DMA channels. The software specifies the first channel number and the number of successive channels beyond one to be utilized. The controller will automatically switch to the next channel when the first one has reached end of range and continue until the last specified channel has been used. A maximum of 16 channels may be chained.

2.9 Record Read/Write

As detailed in paragraphs 2.5 and 2.7 above, each track is divided into records. The controller is informed, prior to execution of a data transfer instruction, the size of the data field to be expected. For a write order, the complete data field will always be written and the check field will always occupy the same physical location on the disk. Should DMA range and chain be exhausted prior to completion of writing a data field, the remaining portion of that field will be filled with undefined data.

2.10 Controller Data Buffering

The controller is provided with a 64 word RAM to buffer data between the disk and main memory. The RAM is organized as a FIFO (first in - first out) memory. Data is transferred between the FIFO and main memory in 8 word blocks such that CPU DMA latency need only be incurred once per 8 words transferred.

The serial bit rate of the storage module is 103 nano seconds per bit. This is equivalent to 1.65 u-seconds per word or 13 u-seconds per 8 word block. To a first approximation, the DMA must maintain an average level of service equal or better than this over the complete record in order that the FIFO should not overflow (read) or underflow (write). An individual block transfer time can be substantially greater than 13 u-seconds provided subsequent transfers allow "catch-up" to take place.

2.11 FIFO Operation for a Write Order

The FIFO is preloaded with 56 words of data during the search for the desired disk record. This preloading is done in 8 word blocks with a pause between blocks to allow lower priority controllers to use the I/O bus. The preloading has the effect of decreasing the level of service demanded from the DMA and the decrease is in proportion to the record length as shown in the following example.

Record length	1040 words
Preload	56 words
Balance to be transferred	984 words
Normal max block transfer	13 u-sec
Increased max block transfer	(13×1040) u-sec
	984

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 6 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

If the FIFO is ever empty when a word must be sent to the disk, an underflow condition will occur and the DMX overrun status bit will be set.

2.12 FIFO Operation for a Read Order

If the average level of service of 13 u-seconds per block is maintained, the FIFO will have only one block left to transfer at the physical end of record. This will allow adjacent disk records to be read as explained in section 3.7. If the average level of DMA service is a little worse than 13 microseconds per block, then more than one block of data will remain in the FIFO at the physical end of record and the inter-record channel processing time available will be diminished. If a word is ever transferred from the disk to the FIFO when the FIFO is full, an overflow condition will occur and the DMX overrun status bit will be set.

2.13 Data Integrity

Four principal features contribute to data integrity of the storage module diskfile and its controller. These are as follows.

- 2.13.1 A 32 bit cyclic checkword follows each data record on the disk. This is a powerful check on the validity of the data from the controller/diskfile interface, to the magnetic media and back again. This is the same checkword scheme as used on controllers 4001/2/3 but the polynomial is changed such that error correction as well as detection is possible.
- 2.13.2 A 48 bit header, consisting of 32 information bits and 16 check bits, is recorded on the disk prior to each data field. The header provides a check that the desired record is actually being accessed. This, for instance, eliminates positioner errors from becoming a catastrophe (on write operations).
- 2.13.3 The controller is word-oriented with each data register, multiplexor and RAM carrying two byte-parity bits. For transfers of data to the diskfile, the actual byte parity from main memory runs right through the controller and is verified during formation of the cyclic checkword. For data transfers to main memory, byte parity is calculated prior to checkword validation; this parity is sent on the I/O bus to main memory and is checked by the CPU.
- 2.13.4 Diskfile selection, by a select order, is done in such a way that a positive response from the selected device is required. A check is also made that there is no duplicate selection. This feature will ensure that orders are being accepted by the desired storage module.

These four integrity features were not part of disk controllers 4001/2/3. Note that the controller parity feature (2.13.3) is inoperative with Prime 100 and other Prime CPU's not having parity generation and checking.

3.0 PROGRAMMING INFORMATION

3.1 General Description of Operation

The controller operates as a channel processor. This means that it receives its orders directly from a channel program located in main computer memory. The controller contains an order address register (OAR) whose function is analogous to

I-05	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 7 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

a C.P. program counter. The order address register is initially set to the starting location of the channel program by an OTA. Thereafter it is incremented following each channel program order (unless the order being executed is a jump to a new channel program address). The controller will continue executing channel program orders until a halt order is received. PIO instructions are minimized using this channel program technique.

3.2 Controller Bus Address and PIO Instructions

Model 4004 bus address is $(26)_8$ for the first controller and $(27)_8$ for the second. The following PIO instructions are available to this controller and are summarized in Table II.

PIO Commands - Model 4004 Controller

Op Code Bits 1-6	Function Code Bits 7-10	14 ₈ (OCP)	34 ₈ (SKS) (Skip If)	54 ₈ (INA)	74 ₈ (OTA)
00					
01					
02					
03					
04			Not Interrupting		
05					
06					
07					
10					
11				I.D.	
12					
13					
14					
15					
16		Clear Interrupt			
17		Initialize		Input OAR	Load OAR

TABLE II

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 8 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

3.2.1 OTA 17. Load Order Address Start

This instruction is used to load the order address register with a starting location for the channel program. The controller will only accept this instruction (cause a program skip) if it is non-busy.

After the controller accepts an OTA 17, it will become busy and A register bits 1 through 16 will be transferred to the controller's order address register. The latter points to a location in main memory which is the starting address of the channel program. With a 16 bit order address register, the disk channel program must be located within the first 64K of main memory.

The controller will fetch channel program orders one at a time using DMT. The orders will be executed as appropriate and the order address register will, in general, be incremented after each order to fetch the next one.

3.2.2 OCP 17. Initialize

This instruction will be accepted unconditionally by the controller. All control flip-flops will be reset and any operation in progress will be abandoned. The controller will be non-busy following execution of this instruction.

3.2.3 SKS 04. Skip if Not Interrupting

When the channel program order "interrupt" is executed, a controller interrupt flip-flop will be set. The state of this flip-flop is testable by this SKS instruction.

3.2.4 OCP 16. Clear Interrupt

The interrupt flip-flop referred to in paragraph 3.2.3 above will be cleared when OCP 16 is received.

3.2.5 INA 11. Input ID (Identification)

The controller ID may be read into the C.P.'s A register using this instruction. (The A register is not cleared before being loaded by this instruction.) This instruction is only accepted by the controller when the controller is non-busy and can therefore act as a busy test. The ID format is standard with slot number in bits 4-8 and device address in bits 11-16. Other bits are zeros.

3.2.6 INA 17. Input Order Address Register

The contents of the Order Address Register (OAR) may be read into the CP's A register using this instruction. As the OAR is not cleared by OCP Initialize or Master Clear, this INA can be useful for system maintenance following a malfunction. INA 17 is accepted by the controller only when it is non-busy and can therefore act as a busy test. Note that the A register is not cleared before being loaded by this instruction.

3.3 Channel Orders

Fourteen channel program orders are available to the controller. Each order has a four-bit op code located in bits 1 to 4. All but three orders are two words long. Bits in the first word are numbered from 1 to 16 and in the second word from 17 to 32. Bits in the third word (where applicable) are numbered from 33 to 48. Unused bits should be set to zeros to allow future product expansion without generating possible program difficulties.


I-06	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET OF			

3.3.1 Conditional Execution of Orders

Each order has a six-bit mask field in bits 5 to 10. Each of mask bits 6 to 10 relate to a specific controller or device condition. When a particular mask bit is set, the related controller (device) condition is tested and execution of the instruction is dependent on the result of the test. If all mask bits are set to zero, the instruction is unconditionally executed. Mask bit 5 is used to reverse the result of the test. Specific definition of the mask field is given in paragraph 3.5 below.

3.3.2 Select Order

This order is used to condition the controller to address one of the four possible devices. Format of the instruction is as follows:




- Op Code - 4 (hex)
- Mask - defined in paragraph 3.5
- Bits 29-32 - Select one of four MHD's by setting one of these four bits. If this field is zero, the previously selected MHD will be de-selected.

Once a specific device is addressed using this order, it will remain addressed until another select order is given or the controller is initialized. For dual-port operation, de-selecting a device will make it available to the "other" controller.

3.3.3 Seek Order

The primary purpose of this order is to cause the head positioner of a previously selected MHD to move to a specified track. A secondary function is to act as a programmed initialize (fault clear) to the selected diskfile. Format of the order is as follows:




- Op Code - 3 (Hex)
- Mask - defined in paragraph 3.5
- Bit 17 - If set, the head positioner will do a slow seek to track zero. The track address field is ignored.
- Bit 18 - If set, the selected diskfile will be cleared of any faults provided that the situation which caused the fault has been rectified.
- Bits 23-32 - Used to select one of 823 tracks. Valid addresses go from (000)₈ to (1466)₈.

3.3.4 Read Record/Write Record

These two orders address a specific head and record on a previously selected diskfile and read data from or write data into that record. Either of these orders


may be given while the selected diskfile is seeking. Execution will stall until the head positioner has finished moving. Order format is as follows:



- Op Code - 5 (Hex) read record
- 6 (Hex) write record
- Mask - Defined in paragraph 3.5
- Record size code - This code is taken from Table I and informs the controller how long is the data field of the desired record.
- Offset - This field is normally zero. It is used for error recovery. See paragraph 3.9.
- SR (short read) - This bit is normally zero. It is used to assist disk latency optimization. See paragraph 3.6.
- Current track address - This field is to be set to the track address of the last seek order to the selected diskfile.
- Record address - An eight bit field which defines one of n records on the selected track. Record addresses are sequential from zero to the maximum value which can be determined from Table I.
- Head address - A five bit field which defines one of 19 heads for 300 megabyte files and one of 5 heads for 80 megabyte files.

3.3.5 Channel Address

This order informs the controller which DMA channel and how many channels are to be chained for data transfers. Order format is as follows:



- Op Code - D (Hex)
- Mask - Defined in paragraph 3.5
- Chain number - The number of successive DMA channels beyond one to be used for data transfer.
- Channel address - A field which informs the controller which DMA channel to use at the beginning of data transfers.

This order will normally be given prior to a read or write record order. The channel address is stored in the controller in a register which is also used by the following channel program order: Input Status, Input OAR, Interrupt, Load and Store.

LTR	DATE	REVISION	DR.	CK.																																																
<p>Execution of these orders following a channel address order will cause the channel address to be lost.</p> <p>3.3.6 <u>Input OAR</u></p> <p>The contents of the order address register will be read into memory when this order is executed. Format of the order is as follows:</p> <div style="text-align: center;"> <table border="1"> <tr> <td style="width: 10px;">1</td> <td style="width: 10px;">4 5</td> <td style="width: 10px;">10</td> <td></td> </tr> <tr> <td>Op Code</td> <td>Mask</td> <td></td> <td></td> </tr> </table> <table border="1"> <tr> <td style="width: 10px;">17</td> <td style="width: 10px;">32</td> <td></td> <td></td> </tr> <tr> <td colspan="2">Memory Address</td> <td></td> <td></td> </tr> </table> </div> <p>Op Code - B (Hex) Mask - Defined in paragraph 3.5 Bits 17-32 - A 16 bit memory address which defines the location into which the OAR is to be read.</p> <p>The OAR is incremented following the fetch cycle of each channel order. Therefore, if an input OAR channel order is in location X in memory, a value of X + 2 will be transferred to the location specified by bits 17-32.</p> <p>3.3.7 <u>Transfer Channel Program Address</u></p> <p>Execution of this order will cause the controller's order address register (OAR) to be loaded with a new value. This order is analogous to a CPU jump except the transfer can be made conditional using the mask field. Order format is as follows:</p> <div style="text-align: center;"> <table border="1"> <tr> <td style="width: 10px;">1</td> <td style="width: 10px;">4 5</td> <td style="width: 10px;">10</td> <td></td> </tr> <tr> <td>Op Code</td> <td>Mask</td> <td></td> <td></td> </tr> </table> <table border="1"> <tr> <td style="width: 10px;">17</td> <td style="width: 10px;">32</td> <td></td> <td></td> </tr> <tr> <td colspan="2">Transfer Address</td> <td></td> <td></td> </tr> </table> </div> <p>Op Code - F (Hex) Mask - Defined in paragraph 3.5 Bits 17-32 - The new value to be loaded into the OAR.</p> <p>3.3.8 <u>Input Status</u></p> <p>Controller status, defined in paragraph 3.4 below, may be input to memory using this order. Format of the order is as follows:</p> <div style="text-align: center;"> <table border="1"> <tr> <td style="width: 10px;">1</td> <td style="width: 10px;">4 5</td> <td style="width: 10px;">10</td> <td></td> </tr> <tr> <td>Op Code</td> <td>Mask</td> <td></td> <td></td> </tr> </table> <table border="1"> <tr> <td style="width: 10px;">17</td> <td style="width: 10px;">32</td> <td></td> <td></td> </tr> <tr> <td colspan="2">Memory Address</td> <td></td> <td></td> </tr> </table> </div> <p>Op Code - 9 (Hex) Mask - Defined in paragraph 3.5 Bits 17-32 - A 16 bit memory address into which the status information is to be transferred.</p>					1	4 5	10		Op Code	Mask			17	32			Memory Address				1	4 5	10		Op Code	Mask			17	32			Transfer Address				1	4 5	10		Op Code	Mask			17	32			Memory Address			
1	4 5	10																																																		
Op Code	Mask																																																			
17	32																																																			
Memory Address																																																				
1	4 5	10																																																		
Op Code	Mask																																																			
17	32																																																			
Transfer Address																																																				
1	4 5	10																																																		
Op Code	Mask																																																			
17	32																																																			
Memory Address																																																				

	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 12 OF 19		SPC 2466	


LTR	DATE	REVISION	DR.	CK.																																
<p>3.3.9 <u>Load and Store</u></p> <p>A word of data from high-speed memory will be sent to the controller on execution of the load order. The same data word will be sent to high-speed memory on execution of a store order.</p> <p>Information from these two orders is held within the controller in one location in the FIFO memory.</p> <p>Format of the two orders is as follows:</p> <div style="text-align: center;"> <table border="1"> <tr> <td style="width: 10px;">1</td> <td style="width: 10px;">4 5</td> <td style="width: 10px;">10</td> <td style="width: 10px;">16</td> </tr> <tr> <td>Op code</td> <td>Mask</td> <td></td> <td>D</td> </tr> </table> <table border="1"> <tr> <td style="width: 10px;">17</td> <td style="width: 10px;">32</td> <td></td> <td></td> </tr> <tr> <td colspan="2">Memory Address</td> <td></td> <td></td> </tr> </table> </div> <p>Op Code - A (Hex) Store - C (Hex) Load Mask - Defined in paragraph 3.5 Bit 16 - Normally set to zero. Used for diagnostic testing of the FIFO as explained below. Bits 17-32 - A 16 bit memory address whose contents are loaded into the controller or into which data from the controller is stored.</p> <p>The data output from memory is stored in the controller in a register shared by other instructions. A read record or write record instruction will cause the data sent by a previous load instruction to be lost.</p> <p>As mentioned above, load and store data is held in the controller in the FIFO memory. If bit 16 of the order is set, the FIFO address counters are not cleared prior to execution of the order but are incremented following execution. In this way successive FIFO locations can be filled using load orders or emptied using store orders.</p> <p>3.3.10 <u>Halt</u></p> <p>Execution of this order will cause the channel program to come to a stop and the controller to go non-busy. This means that an OTA 17 can be accepted and, in fact, this is how the channel program is restarted. Format of the halt order is as follows:</p> <div style="text-align: center;"> <table border="1"> <tr> <td style="width: 10px;">1</td> <td style="width: 10px;">4 5</td> <td style="width: 10px;">10</td> <td></td> </tr> <tr> <td>Op Code</td> <td>Mask</td> <td></td> <td></td> </tr> </table> <table border="1"> <tr> <td style="width: 10px;">17</td> <td style="width: 10px;">32</td> <td></td> <td></td> </tr> <tr> <td colspan="2">(Not used)</td> <td></td> <td></td> </tr> </table> </div> <p>Op code - 0 (Hex) Mask - Defined in paragraph 3.5 Bits 17-32 - The second word of the instruction is unused.</p>					1	4 5	10	16	Op code	Mask		D	17	32			Memory Address				1	4 5	10		Op Code	Mask			17	32			(Not used)			
1	4 5	10	16																																	
Op code	Mask		D																																	
17	32																																			
Memory Address																																				
1	4 5	10																																		
Op Code	Mask																																			
17	32																																			
(Not used)																																				

	USED ON	SCALE	SIZE	DWG. NO.	REV.
<i>I-08</i>	NEXT ASSY	SHEET 13 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

3.3.11 Stall


This order is equivalent to a NOP instruction which takes 210 microseconds to execute. Its purpose is as follows. Certain channel program loops may depend on a mechanical event to allow an exit from the loop (e.g., the head positioner reaches the desired track). Continuous execution of the orders in the loop would consume a lot of computer time without achieving any meaningful results until the desired event takes place. The addition of a stall order to the loop would mean the desired event is only tested about every 210 microseconds. However, the central processor can be doing meaningful tasks between tests (i.e., during execution of the actual stall order). The format of this order is as follows:



- Op code - 7 (Hex)
- Mask - Defined in paragraph 3.5
- Bits 17-32 - The second word of the instruction is unused.

3.3.12 Interrupt

The controller will cause an I/O bus interrupt to take place when this order is executed. The controller will suspend processing further channel orders until an OCP 16 (clear interrupt) is issued. Format of the order is as follows:



- Op code - E (Hex)
- Mask - Defined in paragraph 3.5
- Bits 17-32 - A 16 bit vector address placed on the I/O address bus for the duration of the interrupt.

The vector address field must be specified when the central processor is working in the vectored interrupt mode. There is no default vector address value.


When the interrupt order is executed, a controller flip-flop is set and this causes SKS 04 to not skip. The flip-flop is cleared by OCP 16 and controller channel processing will resume.

3.3.13 Format

This channel order is used to write headers on a virgin disk or to rewrite headers on a disk whose format is to be changed. Execution of this order will cause n headers to be written on the selected diskfile at the current track. The head to be used and the value of n are defined by fields in the order. This is a 3 word channel order whose fields are similar to those of a write.

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 14 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----



- Op code - 2 (Hex)
- Mask - Defined in paragraph 3.5
- Record size code - Taken from Table I. Defines to the controller the length of the data field of each record on the track.
- Current track address - This field is to be set to the track address of the last seek order to the selected diskfile.
- Number of records per track - This information is taken from Table 1 and allows the controller to know when the track has been formatted.
- Head address - A five bit field which defines one of 19 heads for 300 megabyte diskfiles and one of 5 heads for 80 megabyte diskfiles.

Each format order writes a complete track with each record being recorded as detailed in paragraph 2.5 above. The data field will be "ones" and a valid checkword is written. Each record on the track is of equal length with sequential record addresses. Record address zero follows the "Index" pulse - a once-per-revolution timing signal supplied by the storage module diskfile.

Two revolutions of the diskpack plus a wait-for-index are required to format each track. The first revolution writes "zeros" round the complete track to ensure that no false address marks are detected on a subsequent read order.

3.3.14 Undefined Channel Orders

There are two undefined channel orders whose op codes are 1 and 8 (Hex). Attempted execution of these orders will cause the channel program to halt, but the controller will remain busy. This condition will have to be cleared by OCP 17.

3.4 Status Word

The status word may be input to memory as explained in section 3.3.8 above. Bits of the word are defined as follows:

- Bit 1 - Unconditionally a logic 1 to act as a flag bit.
- Bit 2 - DMA overrun. Set if the CPU failed to respond to transfer requests from the controller within the allotted time (defined in paragraphs 2.10/11/12).
- Bit 4 - Check error. Set if during a read operation the data read and the check field do not balance.
- Bit 5 - Controller data parity error. A transient (or permanent) error has been detected during a write or format order.
- Bit 6 - Header check failure. Set when the previous read/write order failed to match the header from the disk against the desired header.

I-09	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET OF			

LTR	DATE	REVISION	DR.	CK.	
<p>Bit 11 - For dual port devices only. Set when the selected device is busy servicing a controller on the other port.</p> <p>Bit 12 - A "zero" but reserved for write-protect status if this feature is made available in the future on storage module diskfiles.</p> <p>Bit 13 - Set when the selected diskfile is seeking.</p> <p>Bit 14 - Illegal seek. Set under three circumstances: (a) the head positioner was unable to complete a seek within a specific time period; (b) the carriage has moved to a position outside the recording field; (c) an illegal track address was received by the selected diskfile.</p> <p>Bit 15 - Select error. A select channel order resulted in a duplicate or illegal device selection. Manual intervention may be needed.</p> <p>Bit 16 - Unavailable. The selected diskfile is not ready for use and manual intervention may be needed.</p> <p>The illegal seek status bit (bit 14) can only be cleared by issuing a restore to track zero to the offending diskfile.</p> <p>Status bits 2,4,5 and 6 will be cleared by execution of a read or write record or format channel order. They are not cleared by OCP initialize so that the conditions may be preserved in the event of a controller "lock-up".</p> <p>The conditions that caused status bits 2,4 or 6 to be set during a write record operation will cause a zero check word to be written on the disk for that record. This will guarantee a check error when the record is subsequently read.</p> <p>A select error (status bit 15) will be cleared by another select channel order provided the condition that originally caused the error has been rectified.</p> <p>A header check failure (status bit 6) implies either or both of these situations:</p> <p>(a) A match between the wanted header and headers from the disk could not be made within 128 attempts;</p> <p>(b) A match was made but the header checkword would not balance. In either of these situations, the read/write order is completed in the sense that data transfers take place to/from memory. No data is written on the disk of course.</p>					
USED ON		SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY		SHEET OF			

LTR	DATE	REVISION	DR.	CK.	
CHANNEL ORDER SUMMARY - MODEL 4004					
<u>Order</u>	<u>Op Code</u>	<u>Mnemonic</u>	<u>Execution Time (u-s)</u>	<u>Fields</u>	
Halt	0	DHLT	6		
Format	2	SFORM		Rec Size 13-16 Track Addr 23-32 # Records 33-40 Head Addr 44-48	
Seek	3	SSEEK	7.5	Restore 17 Clear 18 Track Addr 23-32	
Select	4	DSEL	7.5	MHD 29-32	
Read	5	SREAD		Rec Size 13-16 Offset 17-20 SR 21 Track Addr 23-32 Rec Addr 33-40 Head Addr 44-48	
Write	6	SWRITE		Rec Size 13-16 Track Addr 23-32 Rec Addr 33-40 Head Addr 44-48	
Stall	7	DSTALL	210		
Input Status	9	DSTAT	9	Mem Addr 17-32	
Store	A	SSTOR	9	Diag Addr 16 Mem Addr 17-32	
Input OAR	B	DOAR	9	Mem Addr 17-32	
Load	C	SLOAD	9	Diag Addr 16 Mem Addr 17-32	
Channel Address	D	SDMA	6	Chain 13-16 Chan Addr 17-32	
Interrupt	E	DINT	6+CPU	Vect Addr 17-32	
Transfer	F	DTRAN	6	Trans Addr 17-32	
NOTE: All orders have op code in bits 1-4 and mask in bits 5-10.					
TABLE III					
USED ON		SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY		SHEET 17 OF 19		SPC 2466	

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

3.5 Instruction Mask Field

As mentioned in paragraph 3.3.1 above, the execution of each channel instruction can be made to be conditional on certain controller or device conditions by use of the six bit mask field in each instruction word. The following table shows the effect of setting mask bits 6-10 with mask bit 5 cleared and set.

Bit 5 = 0, do not execute instruction if:

Bit 5 = 1, execute instruction if:

Set Bit	
6	No function but reserved for "selected diskfile is write protected."
7	Last read or write record instruction caused a DMA overrun, check error, controller parity error or header check failure (status word bits 2,4,5 or 6 set).
8	Selected MHD is seeking.
9	Selected diskfile has an error condition (status word bits 14, 15 or 16 are set).
10	For dual port operation only. Selected diskfile is busy servicing the "other" controller.


Two or more conditions may be tested simultaneously and will give a logical OR of the individual conditions.

3.6 Latency Optimization

Disk latency can be optimized by use of the short-read feature mentioned in 3.3.4. This feature causes a read order to read the next available record on the disk and to terminate at the end of range and chain (as opposed to after the check word has been read and verified). For instance, if the record address has been written in the first word of each data field, then a short-read order can be used to input the next available record address to main memory. Future decisions can be made based on the received record address while the controller will be executing further channel orders.

3.7 Inter-record Channel Processing Time

It may be desirable to read/write sequential records round the disk surface. Channel processing time is available between read/write orders for this purpose.



USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET OF			

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

The above figure shows the format of a typical record. A read/write order will end at point X. Next read/write order must start by point Y to catch the next record. Time T is the time available for executing orders between two read or write orders. For a write order, point X occurs after 8 bits of postamble and T is equal to 58 u-seconds. For a read order, point X occurs when the FIFO memory is empty and T will usually be at least 49 u-seconds. Point Y is fixed relative to the next record for both a read or a write of that record.

The inter-record channel processing time T is used as follows. Suppose a sequence of channel orders to read two adjacent disk records is

Read record N	
Input status	9 u-seconds
Transfer	6 u-seconds
Setup DMA channel	6 u-seconds
Read record N+1	

The total execution time of the three channel orders between the two read orders is 21 u-seconds. As this is less than T (equal to 49 u-seconds), record N+1 will be read without an extra disk revolution.

3.8 Check Word and Error Correction

Each record written on the disk is followed by a 32 bit checkword. The checkword is calculated by dividing the data in the record (the message) by a certain polynomial. This yields a quotient which is discarded and a remainder which is defined to be the checkword.

On reading a record, the message and checkword are divided by the polynomial. The remainder from that division will be zero if no errors occurred in the message or checkword. If errors did occur and the message cannot be recovered by traditional means, error correction can be attempted. This is explained in Appendix A and is a software technique. It involves reading the record and checkword into memory.

This may be done as follows. Suppose the media has been formatted to give 9 records per track. As shown in Table I, each record will have 1040 data words for a record size code of 0. A read order with a record size code of 8 will tell the controller that the data field is 2048 words long and the controller will transfer this number of words to memory provided sufficient DMA range is provided. Words 1041 and 1042 will be the check word. One should expect a check word error to set in the status field.

3.9 Error Recovery Procedures

Storage module diskfiles are provided with two features to assist in reading a record that appears to be irrecoverable. They are as follows: (a) the heads may be positioned off-track in either direction; this is called servo+ and servo-; and (b) the read data may be sampled early or late with respect to the nominal sample; this is called strobe+ and strobe-.

I-11	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET OF			

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

The read record channel order has an offset field, bits 17-20. This field controls the servo and read circuitry in accordance with the following table.

Set to 1	Action
Bit 17	Servo+ Move heads in
Bit 18	Servo- Move heads out
Bit 19	Strobe+ Strobe data early
Bit 20	Strobe- Strobe data late

Eight legal combinations are possible for error recovery and the potentially irrecoverable record should be read several times with each before being abandoned.

The offset field has no effect on write or format orders.

3.10 Power Up/Down

Normal system procedure would be to stop all storage module diskpacs before removing power from the controller. The controller is provided with a power fail relay and this will inhibit any writing on the disks if controller power goes down before storage module power. On restoring controller power it may be necessary to issue a restore to zero to all storage module diskfiles to clear a phoney illegal seek situation (status bit 14 set).

USED ON	SCALE	SIZE	DWG. NO.	REV.
NEXT ASSY	SHEET 21 OF 24		SPC 2466	1

LTR	DATE	REVISION	DR.	CK.
-----	------	----------	-----	-----

APPENDIX A

Error Correction of Data Records

A.1 Introduction


Storage Module media is not as perfect as CDC would like it to be. The bit recording density of about 6000 bpi is state of the art and requires a head flying height and coating thickness of about 20 micro-inches. (The figure for 2314 type packs is 60 micro-inches.)

Practical testing has revealed that 100% of all unrecoverable errors are one, two or three bit bursts. CDC specify that a track shall not have more than one burst error and it, in turn, shall be no longer than 11 bits long. Cylinder 0 (heads 0 and 1) shall have no errors. Also, there shall be no more than 30 correctable error tracks per pack.

Based on the above, a viable Storage Module system must have the ability to either bypass bad tracks or to perform error correction on them. The former technique relies on the fact that the pack vendor must be able to tell the customer the locations of all the bad tracks. As CDC are unable, by their own admission, to do this, the only practical solution to the problem is an error correction scheme.

A.2 Principles of Error Detection

As explained in paragraph 3.8 above, a checkword is appended to the message (data field) when the information is written on the disk. The checkword is obtained as the remainder when the message is divided by a carefully chosen number known as the generator polynomial.



The above figure shows a message of M information bits having added to it (N-M) redundancy bits. The redundancy bits are achieved as follows:

Let $M(X)$ equal the message polynomial.
Let $P(X)$ equal the generator polynomial.

Hence $M(X) = Q(X) P(X) + R(X)$ where $Q(X)$ and $R(X)$ are respectively the quotient and remainder following division. The quotient has no real significance and is discarded but $R(X)$ becomes the (N-M) redundancy bits shown above. Hence the total message (information plus redundancy) can be expressed as:

$$N(X) = X^{(N-M)} M(X) + R(X) = Q(X) P(X)$$

<i>I-12</i>	USED ON	SCALE	SIZE	DWG. NO.	REV.
	NEXT ASSY	SHEET 22 OF 24		SPC 2466	1

If the received message can be divided by the polynomial P(X) without a remainder, then it has been received correctly and further action is not needed.

A.3 Choice of Polynomial

The strength or weakness of a redundancy scheme is intimately tied to the choice of polynomial and this depends on the type of errors to be expected. Data transmission suffers from long burst errors. High-speed solid-state memories suffer from isolated single-bit errors. Rotating magnetic memories compromise between these two extremes and suffer from short bursts (1-3 bits). The polynomial chosen was a Fire code and thus is of the following form:

$$P(X) = P_1(X) (X^C + 1)$$

where P(X) is the generator polynomial for a Fire code; this must have two properties. (1) P₁(X) is a primitive (irreducible) polynomial of degree M and order E. (Note, the degree of a polynomial is defined to be the greatest power of X in which the coefficient is non-zero and E is defined to be (2^M-1).) (2) The parameter C must not be divisible by E.

The above Fire code polynomial will have the following properties: (1) The length of the code, N, is equal to the least common multiple of E and C. This works out to be (2^M-1)C. (2) The number of redundancy bits is equal to (M+C). (3) The number of information bits, M, is equal to (2^M-1)C - (M+C).

The polynomial chosen for the Storage Module Controller is as follows:

$$P(X) = (X^{11} + X^2 + 1)(X^{21} + 1)$$

The degree of the P₁(X) portion is 11 and E is therefore equal to (2¹¹-1) or 2047. The length of the code is equal to (E·C) where C equals 21. Hence, code length equals (2047·21) bits. The number of redundancy bits is equal to (M+C) or (11+21).

In summary, the above polynomial will support a record length up to 2680 words and each record will be followed by a 32 bit checkword.

A.4 Error Detection and Correction Performance


$$\begin{aligned} \text{The polynomial chosen was } P(X) &= (X^{11} + X^2 + 1)(X^{21} + 1) \\ &= X^{32} + X^{23} + X^{21} + X^{11} + X^2 + 1 \end{aligned}$$

This will detect two error bursts of combined length 22, one error burst of length 32 and any odd number of errors. This will correct any single burst up to 11 bits long.

A.5 Practical Details

The controller generates the 32 bit checkword as per P(X) above when writing data on the disk. The controller also performs all error detection on reading records. The burden of error correction is placed on system software and the method of performing correction is as follows:

1. Read record and 32 bit checkword into memory (as per paragraph 3.8).
2. Pass record and checkword through a 32 bit software check register (SCR). This register duplicates the hardware check register in the controller and divides the record and checkword by the generator polynomial P(X).
3. The chosen polynomial has a natural message length of (2^M-1)·C or 42987 bits. Zero bits must be passed through the SCR as if the message has this total number of bits.
4. The correction phase can now begin. The SCR can be thought of as split into two sections:




When SCR bits 1-21 are zeros, bits 22-32 will contain a correction pattern that can be applied to the data from the disk. The method is to cycle the SCR one bit at a time (with zero data input) until SCR bits 1-21 are zero. The data read from the disk is also conceptually cycled in a buffer one bit at a time. When SCR bits 1-21 are zero, SCR bits 22-32 contain a correction pattern and this is exclusive-ored with the next 11 read data bits to perform the actual error correction.


If SCR bits (1-21) are never zero within 42987 shifts, the error is uncorrectable.

A.6 More Sophisticated Error Correction

The method of performing error correction as described in paragraph A.5 is quite logical, but very slow in terms of CPU instructions executed. PRIMOS achieves a 15:1 improvement over the method detailed in paragraph A.5 (which is the method used by test program DISCT2). In practical terms, this reduces a typical error correction from 1.2 seconds to 80 milliseconds for a PRIME 300.



Fetch1 +
 Fetch2 +
 Fetch3 +
 PAUSE +
 Setup +
 CLPHR-
 CNDRQ +
 FEADP +
 myDST +
 DMTRY +
 STBDY +
 F3YES +
 OP CODE AND EX VALAD
 FEtip +
 DENAL +
 FNSC8 +
 BIT CNTR VALUE 13 | 14 | 15 | 16 | | 31 | 32 |
 BPCFC +
 OSCEN +
 BCCLK +
 SELTAG +
 HDTEN +
 TAGEN +
 VALID HEAD/TRACK INFO to SMD
 CONTAG +
 SETTP +
 SDMTR +
 IORHS +
 FILLF +
 FBUSY +
 RREGCK +



COUNT OF 32
 ENTER WAIT
 STATE (READ)
 WRITE, FORMAT


CLEARED AFTER
 Double Clock SYNC

ASSUME DENAL GOES
 Low AFTER MYDST+

TRACK OFFSET
 INFO to SMD

Setup → FLAG2 → FOR READ AND WRITE


PAGE 1 OF 2



I-16

SETUP → FLAG2 → For READ AND WRITE

- Setup+
- waitx+
- ADDMARK+
- SYNCL+
- FLAG1+
- HEADDAT+
- HEADCRC+
- HEADGAP+
- SYNCA+
- FLAG2+
- BCCLK+
- BITCNR VAL
- ONCYL+
- SEK SYN+
- READ GATE
- ADDR MK EN.
- ADDR MK FOUND
- ADMK SYN+
- RFLAG+
- HDTERR+
- WRITE GATE
- DATAF+
- LOAD I/O REG (write/format)
- LOAD WRITE REG (READ)
- IOTRHS+ (I/O REG HAS SERVICE)
- RNCCK (REC NO) (CLOCK)



0002 A SYNCA+
FOR READ ORDER



1 = 48 (R)
256 (L)

8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 0 | 1 | 2 | 3 | 14 | 15 |


PRESET COUNTER TO 8
READ COUNT but don't
CARE
READ; switch to READ CLK

PRESET TO '0' (READ)


FIRST DATA BIT TO WDATA.
FIRST READ BIT TO SRI16+




(WRITE) A 256 A SYNCL
to preload READ REG




READ ORDER; FLAG2 → FETCH1 [SMC]



WRITE ORDER: FLAG 2 → Fetch 1 [SMC]




FIFO Timing [write to Disk [smc]]



(Empty FIFO)
← RELOAD READ REG →

← UNLOAD WRITE REG (FILL FIFO) →


← Empty Followed by Fill →




MAX mydst sync is 100 NS

200 NS FOR EMPTY
205 N SEC FOR FILL


FORMAT; Setup → postamble 1 of 3



Setup +
 WAIT +
 ADD MARK +
 SYNC1 +
 FLAG1 +
 HEAD DAT +
 HEAD CRC +
 HEAD GAP +
 SYNC2 +
 FLAG2 +
 DATA F +
 BCLK +
 BIT INTERVAL
 ON CYL +
 SEK SYN +
 WRITE GATE
 INDEX +
 INDXC1 -
 TWO IND +
 INDSYN +
 ADDR MK EN +
 CHECK +
 Post AM +
 WDATA +
 WDATA X (x=0-3)




SETUP+
 WAITX+
 ADDMARK+
 SYNC1+
 FLAG1+
 HEADDAT+
 HEADCRC+
 HEADGAP+
 SYNC2+
 FLAG2+
 DATA+
 BCLK+
 BIT CENTER VAL
 ONCYL+
 SEKSYN+
 WRITE GATE
 INDEX+
 INDXC1-
 TWOIND+
 INDSYN+
 ADDR MK EN+
 CHECK+
 POSTAM+
 WDATA+
 WDATA X



SMD CHANNEL Instruction Summary


op Code

0 HALT



Stop CHANNEL program, AND UNBUSY CONTROL UNIT

2 FORMAT




Red Size Code; DEFINES the Length of the DATA Field According to TABLE 1 IN Product Spec [USUALLY "0" FOR 1040 char RECORD SIZE]

Current TRK ADDRESS; EQUAL to the ADDRESS of the LAST SEEK order

Number of Record PER TRK; EQUAL to the Number of Records per revolution of Disk must correspond to Red SIZE Code according to TABLE 1

HEAD ADDRESS; DEFINES DATA Hd, maximum of 19 FOR 300 mb, MAX 5 FOR 80 mb.

3 SEEK




BIT 17; IF SET POSITIONER will do a RETURN to ZERO SEEK (RECAL SEEK) AND TRACK ADDRESS will be ignored.

BIT 18; IF SET, the selected Disk FILE will be cleared OF FAULTS IF the FAULT Condition NO longer exists.

TRACK ADDRESS; MAX TRACK ADDRESS OF 823₍₁₀₎ (1466₍₈₎) Cylinders ON 300 AND 80 mb. UNITS


4 Select



Select ONE OF Four MHD DEVICES by setting the appropriate bit. the DEVICE WILL Remain Selected UNTill deselected

5 Read

6 WRITE



Record Size Code; Code From table 1 INforms the CONTROLLER The Size of the Data Field ("0" For a 1040 char Record)

OFFSET; Field is normally zero AND is used FOR ERROR Recovery

Short READ; IF A "1" Allows the First part of a Record to be read. Used to locate the rotational position of Disk pack.

TRACK ADDRESS; Set to the track address OF the Last Seek order.

Record ADDRESS; Indicates the Record number that the instruction will operate ON with maximum value determined by table 1

Head ADDRESS; Defines the Head that the Read or write order will operate ON.

7 STALL

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		mask				NOT USED									

The STALL instruction when executed will delay the Control unit for 210 u sec before Fetching the next CHANNEL order.

9 INPUT STATUS

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		MASK				MEMORY ADDRESS									

used to input Controller status to memory Location specified in the second word of the instruction

A Store

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		mask				MEMORY ADDRESS									

A store instruction will load ONE location of the 64 location RAM in the Controller, from the main memory location specified in the second word of the CHANNEL order.

D; when this bit is a "0" the RAM ADDRESS REGISTER is always reset before it is used, so the instruction will only use ONE location of the RAM (Location "0"). IF a "1" the address REG is NOT reset, therefore you can write into or READ out of successive RAM locations.

B INPUT OAR

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		MASK				MEMORY ADDRESS									

INPUT the CONTENTS of the ORDER ADDRESS REGISTER to the location specified by word two of the ORDER. ALWAYS the location of the instruction plus two.

C LOAD

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		mask				MEMORY ADDRESS									

this ORDER does the OPPOSITE of a STORE order. the LOAD order takes the CONTENTS of ONE location in the RAM and stores it in the memory location specified in word two of the order. D; SEE STORE ORDER FOR EXPLANATION.

D CHAN APP

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		mask				CHANNEL #									

this order informs the Controller which DMA CHANNELS will be used for DATA TRANSFER and how many are to be chained

Chain Number; the number of consecutive CHANNELS to be used beyond ONE.


CHANNEL APP; the first DMA CHANNEL to be used

E interrupt


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
opcode		mask				VECTOR ADDRESS									

when this order is executed an I/O buss interrupt is generated by the Controller. ALL CHANNEL processing stops UNTILL AN OCP 16 is received by the Controller. the VECTORED ADDRESS must be specified AS there is NO DEFAULT ADDRESS.

F TRANSFER




Execution of this order will replace the contents of the ORDER ADDRESS REGISTER with the contents of the second word of the instruction. The TRANSFER order is similar to a CPU JUMP instruction except a condition can be specified by the mask bits.




CHANNEL program Example


Typical repetitive SEEK




Typical READ ORDER



STATUS WORD





SMD RECORD



PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
ADD 01+		
MODE0+		
MODE1+		
MODE2+		
MODE3+		
MODE4+		





I/O BUS ADDRESS DRIVERS & RECEIVERS

II-02

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES XX .XX ANGLES ±.02 ±.05 ±.125	ENG.	I/O BUS INTERFACE LOGIC ADDRESS AND MODE LINES WW III
	APPRD	
USED ON	SCALE	SIZE Dwg. No.
NEXT ASSY	SHEET 2 OF	C LBD 2437
		REV B

PDF-003

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



II-03





MATERIAL	OWN Dr. Boyan 3/14/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	I/O BUS INTERFACE LOGIC ADDRESS DECODING WW III	
JX ±.02	JXX ±.005	SCALE	SIZE DWG. NO.
ANGLES ±1/2°	NEXT AREA	SHEET 3 OF	C LBD2437
			REV. A

PBF-003


PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
COCMD+		
ADD_+		
DADOK-		
XPMOD-		
XPDEN-		
INAOK-		
OTAOK+		
XPDEE-		
DREDY-		
DADOK+		




MATERIAL	DWN 3/4/74	PRIME COMPUTER, INC. NATICK, MASS.
CHK		
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG. APPRD	I/O BUS INTERFACE LOGIC ADDRESS PARITY WW III
J01 ±.001 J02 ±.005 ANGLES ±.125	USED ON SCALE SIZE DIMS. NO.	



II-04

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
DPI +		




MATERIAL	DWN 3/5/74	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°	CHK	I/O BUS INTERFACE LOGIC DATA BUS LINES WW III	
USED ON NEXT ASSY	APPRD	SCALE SHEET 5 OF	SIZE DWG. NO. C LBD 2437
			REV. B

II-05

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




II-06

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
CINIT- (CINIT-A)		
CEORA-		
CNRER-		
CFRDO+		
CNDRQ+		
XPDRQ+		

MATERIAL	DWN 3/15/79	PRIME COMPUTER, INC. NATICK, MASS.
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ± 1/2°	CHK	
I/O BUS INTERFACE LOGIC DMX LOGIC WW III		SCALE SHEET 7 OF
USED ON NEXT ASSY	APPRD	
		REV. C

II-07

99F-003

PRIME COMPUTER, INC.



PDF-003

PRIME COMPUTER, INC.
FRAMINGHAM, MASS.


STORAGE MODULE CONTROLLER 4004

SHEET	SIZE	DWG. NO.	REV.
3 of 3	C	LBD 2437	A

II-08

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

PIO AND INTERRUPT
LOGIC SMC 4004

SHEET 9 of	SIZE C	DWG. NO. LBD2437	REV. A
------------	--------	------------------	--------


II-09

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.	
PHASE REGISTER	
SMC	4004
SHEET 10 of	SIZE C DWG. NO. LBD 2437


IE-10

PDF-005

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
PHASE REGISTER			
SMC		GATING 4004	
SHEET	SIZE	DWG. NO.	REV.
11 of	C	LBD 2437	D

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
CLOCK LOGIC			
SMC		4004	
SHEET	SIZE	DWG. NO.	REV.
12 OF	C	LBD 2437	B


II-12

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
BIT COUNTER			
SMC		4004	
SHEET	SIZE	DWG. NO.	REV.
13	of	C	LBD 2437
			B









II-13

VUP-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

WRITE AND READ
SMC REGISTERS 400A

SHEET 14 of SIZE DWG. NO. C LBD 2437 REV. A











II-14

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

ORDER ADDRESS REG
AND ADDRESS INPUT MPX
SMC 4004


SHEET 16 of SIZE DWG. NO. C LBD2437 REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

DMA REQUEST
SMC LOGIC 4004

SHEET	SIZE	DWG. NO.	REV.
17 of	C	LBD 2437	0

PDF-003

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.



DMA CHANNEL
AND CHAIN 4004

SHEET	18 of	SIZE	C	DWG. NO.	LBD2437	REV.	A
-------	-------	------	---	----------	---------	------	---

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
WRITE REGISTER INPUT MUX			
SMC		4004	
SHEET 19 OF	SIZE C	DWG. NO. LBD2437	REV. A


II-19

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.			
FRAMINGHAM, MASS.			
DMA BUSY AND OVERUN			
SMC		4004	
SHEET	SIZE	DWG. NO.	REV
20 OF	C	LBD2437	C

II-20

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16







II-21

PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
RECORD SIZE COUNT			
SMC		4004	
SHEET 21	of C	DWG. NO. LBD 2437	REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16








PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA TO READ REG (RIGHT BYTE)			
SMC 4004			
SHEET 23	OF	SIZE DWG. NO. C LBD2437	REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA TO READ REG (LEFT BYTE)			
SMC		4004	
SHEET 24	OF	SIZE C	DWG. NO. LBD 2437
			REV B

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC.			
FRAMINGHAM, MASS.			
HEADER REGISTER			
SMC		4004	
SHEET	SIZE	DWG. NO.	REV.
25 OF	C	LBD 2437	B

II-24

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
I/O SHIFT REGISTER			
SMC		4004	
SHEET 26 of	SIZE C	DWG. NO. LBD 2437	REV. A


II-25

PLF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

CHECK REGISTER LEFT

SMC 4004


SHEET	SIZE	DWG. NO.	REV.
27 of	C	LBD 2437	B

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO BUFFER			
SMC		4004	
SHEET 28	OF	SIZE C	DWG. NO. LBD2437
			REV. A


II-27

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO ADDRESS AND DIFFERENCE LOGIC			
SMC		4004	
SHEET 29 of	SIZE C	DWG. NO. LBD 2437	REV B

II-28

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




II-29

PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO CONTROL LOGIC			
SMC		4004	
SHEET 30 of	SIZE C	DWG. NO. LBD 2437	REV. B

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
 FRAMINGHAM, MASS.

DOUBLE INDEX AND RECORD ADDRESS LOGIC

SMC 4004


SHEET	SIZE	DWG. NO.	REV.
31	of C	LBD2437	A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
CHECK REGISTER (RIGHT)			
SHEET 32 of 42	SIZE C	DWG. NO. LBD 2437	REV. B




II-31

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16







PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA CONTROL			
SMC		4004	
SHEET 33 OF	SIZE C	DWG. NO. LBD 2437	REV C

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DEVICE SELECT LOGIC			
SMC		4004	
SHEET 34 OF	SIZE C	DWG. NO. LBD 2437	REV. B

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

MISC. SMD SIGNALS AND OFFSET

SMC 4004

SHEET 35 OF	SIZE C	DWG. NO. LBD 2437	REV E
-------------	--------	-------------------	-------





* GROUND FOR SINGLE PORT STYLE DEVICES.

II-34

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
READ DATA AND CLOCK FROM SMD			
SMC		4004	
SHEET 37 OF	SIZE C	DWG. NO. LBD2437	REV A




II-35

PUR-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.	
SERVO AND WRITE CLOCK	
SMC	4004
SHEET 38 OF	SIZE C DWG. NO. LBD 2437 REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
TAG SIGNALS TO SMD			
SMC		4004	
SHEET 39 of	SIZE C	DWG. NO. LBD 2437	REV C






II-37

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

BUS SIGNALS TO SMD

SMC 4004


SHEET 40 of	SIZE C	DWG. NO. LBD2437	REV. A
-------------	--------	------------------	--------



COMPONENT SIDE

- NOTES:
- STANDARD I/D DIP SITES HAVE PROPER GND & VCC ETCH (ROW A & B)
 - ROW D & K HAVE GND & VCC ETCHED FOR 14 PIN DIPS (ie 7 IS GND & 14 IS VCC)
 - ALL OTHER ROWS (EXCEPT DIP SITES WITH *) HAVE GND & VCC ETCH FOR 16 PIN DIPS (ie 8 IS GND & 16 IS VCC)
 - ** MOUNTING HOLE AT DIP SITES 16 D & 41D
 - PIN 1 IS LOCATED AT LOWER RIGHT
 - Ⓛ = 14 PIN DIP
 - DUAL-PORT SMD ONLY
 - RESISTOR DIPS INDICATED WITH Ⓢ ARE TO BE INSERTED IN BOARD WITH PIN 1 OF DIP IN PIN 9 OF SOCKET.

11/4/75		PRIME COMPUTER INC. NATICE, MASS.	
RES 1749-001		DIP ALLOCATION SMC	
REV	DATE	REV	DATE
		C	LBD2437




4			3			2			1								
NAME	DIPSITE	CONN PIN	NAME	DIP SITE	CONN PIN	NAME	DIP SITE	CONN PIN	NAME	DIP SITE	CONN PIN	NAME	DIP SITE	CONN PIN			
VCC1	CA7-15/16	CA-1	BMCADL+	CA4-6	CA-51	VCC1	CB7-1,2	CB-1	BPA12+	CB4-6	CB-51	WDAT0+	CC1-8	CC-1	SPROT+	CC3-4	CD-1
VCC1	CA7-15/16	CA-2		CA4-5	CA-52	VCC1	CB7-1,2	CB-2	BPA13+	CB4-7	CB-52	WDAT0-	CC1-7	CC-2	SPROT-	CC3-3	CD-2
SHIELD(GND)	CA7-3	CA-3		CA4-8	CA-53	GND	CB7-3,4,5,6	CB-3	BPA14+	CB4-8	CB-53	GD41P+A	CC1-6	CC-3	SSBSY+	CC3-2	CD-3
BPCDPN+	CA7-1	CA-4		CA4-7	CA-54	TSO(SPARE)	CB7-5	CB-4	BPA15+	CB4-12	CB-54	SCLK0+	CC1-5	CC-4	SSBSY-	CC3-1	CD-4
BPCDEN+	CA7-8	CA-5		CA4-11	CA-55	BMA99-	CB7-8	CB-5	BPA16+	CB4-11	CB-55	SCLK0-	CC1-9	CC-5	CD1-8	CD-5	
GND	CA7-23/24/25	CA-6	BMAPEL+	CA4-12	CA-56	BMA00-	CB7-7	CB-6	BPA17+	CB4-10	CB-56	GD45P+A	CC1-10	CC-6	CD1-7	CD-6	
BPCDPNO-	CA7-12	CA-7	BMAPER+	CA4-9	CA-57	BMA01-	CB7-12	CB-7	GND	CB4-9	CB-57	RDDT0+	CC1-11	CC-7	CD1-6	CD-7	
BPCDPNA-	CA7-4	CA-8	BMDPEL-	CA4-10	CA-58	BMA02-	CB7-13	CB-8	BPAPR+	CB3-16	CB-58	RDDT0-	CC1-12	CC-8	CD1-5	CD-8	
BPCDPNB-	CA7-10	CA-9	BMDPER-	CA3-15	CA-59	BMA03-	CB7-10	CB-9	BPCPI0+	CB3-15	CB-59	GD35P+A	CC1-13	CC-9	CD1-9	CD-9	
BPCDPNC-	CA7-5	CA-10	GND	CA3-16	CA-60	BMA04-	CB7-11	CB-10	BPAPEP-	CB3-14	CB-60	RCCK0+	CC1-14	CC-10	CD1-10	CD-10	
BPCDPND-	CA6-16	CA-11	BMD01+	CA3-13	CA-61	BMA05-	CB6-16	CB-11	BPC60C+	CB3-13	CB-61	RCCK0-	CC1-15	CC-11	CD1-11	CD-11	
BPCDPNE-	CA7-7	CA-12	BMD02+	CA3-1	CA-62	BMA06-	CB7-9	CB-12	BPCREDY-	CB3-1	CB-62	GD35P+B	CC1-16	CC-12	CD1-12	CD-12	
BPCDPNF-	CA6-14	CA-13	BMD03+	CA3-2	CA-63	BMA07-	CB6-14	CB-13	BPDP+	CB3-2	CB-63	WCLK0+	CC1-4	CC-13	CD1-13	CD-13	
BPCDPNG-	CA7-11	CA-14	BMD04+	CA3-3	CA-64	BMA08-	CB6-15	CB-14	BPDO1+	CB3-4	CB-64	WCLK0-	CC1-3	CC-14	CD1-14	CD-14	
BPCDPNH-	CA6-2	CA-15	BMD05+	CA3-4	CA-65	BMA09-	CB6-2	CB-15	BPDO2+	CB3-5	CB-65	GD41P+B	CC1-2	CC-15	CD1-15	CD-15	
BPCDPNI+	CA7-9	CA-16	BMD06+	CA3-5	CA-66	BMA10-	CB6-1	CB-16	BPDRP+	CB3-6	CB-66		CC1-1	CC-16	CD1-16	CD-16	
BPCIPNO-	CA6-4	CA-17	BMD07+	CA3-6	CA-67	BMA11-	CB6-4	CB-17	BPDO3+	CB3-7	CB-67		CC2-8	CC-17	CD1-4	CD-17	
BPCIPNA-	CA6-15	CA-18	BMD08+	CA3-7	CA-68	BMA12-	CB6-3	CB-18	BPDO4+	CB3-8	CB-68		CC2-7	CC-18	CD1-3	CD-18	
BPCIPNB-	CA6-6	CA-19	BMD09+	CA3-8	CA-69	BMA13-	CB6-6	CB-19	BPDO5+	CB3-12	CB-69		CC2-6	CC-19	CD1-2	CD-19	
BPCIPNC-	CA6-3	CA-20	BMD10+	CA3-12	CA-70	BMA14-	CB6-5	CB-20	BPDO6+	CB3-11	CB-70	SELDO+	CC2-5	CC-20	CD1-1	CD-20	
BPCIPND-	CA6-8	CA-21	BMD11+	CA3-11	CA-71	BMA15-	CB6-8	CB-21	BPDO7+	CB3-10	CB-71	SELDO-	CC2-9	CC-21	CD2-8	CD-21	
SHIELD(GND)	CA6-5	CA-22	BMD12+	CA3-10	CA-72	BMA16-	CB6-7	CB-22	BPDO8+	CB3-9	CB-72		CC2-10	CC-22	CD2-7	CD-22	
BPCICPN+	CA6-11	CA-23	BMD13+	CA3-9	CA-73	BMAPL-	CB6-11	CB-23	BPDO9+	CB2-16	CB-73	WDAT1+	CC2-11	CC-23	CD2-6	CD-23	
GND	CA6-7,12,13	CA-24	BMD14+	CA2-16	CA-74	BMAPR-	CB6-13	CB-24	BPDO10+	CB2-15	CB-74	WDAT1-	CC2-12	CC-24	CD2-5	CD-24	
BPCCHI+	CA6-9	CA-25	BMD15+	CA2-15	CA-75	HPWRF1-	CB6-9	CB-25	BPDI1+	CB2-14	CB-75	GD43P+A	CC2-13	CC-25	CD2-9	CD-25	
SHIELD(GND)	CA6-10	CA-26	BMD16+	CA2-1	CA-76	VCORE1	CB5-10	CB-27	BPDI2+	CB2-13	CB-76	SCLK1+	CC2-14	CC-26	CD2-10	CD-26	
	CA5-15	CA-27	BMD17+	CA2-13	CA-77	VCORE2	CB5-15	CB-28	BPDI3+	CB2-12	CB-77	SCLK1-	CC2-15	CC-27	CD2-11	CD-27	
	CA5-16	CA-28	BMD18+	CA2-3	CA-78	BPA01+	CB5-13	CB-29	BPDI4+	CB2-11	CB-78	GD45P+B	CC2-16	CC-28	CD2-12	CD-28	
	CA5-13	CA-29	BMD19+	CA2-2	CA-79	GND	CB5-16	CB-30	BPDI5+	CB2-10	CB-79	RDDT1+	CC2-4	CC-29	CD2-13	CD-29	
BPCCEOR+	CA5-14	CA-30	GND	CA2-5,12	CA-80	BPA02+	CB5-2	CB-31	GND	CB2-3,12	CB-80	RDDT1-	CC2-3	CC-30	CD2-14	CD-30	
	CA5-8	CA-31	BMCSELB-	CA2-4	CA-81	BPA03+	CB5-3	CB-32	BPDI6+	CB2-7	CB-81	GD39P+A	CC2-2	CC-31	CD2-15	CD-31	
	CA5-1	CA-32	BMCSELY-	CA2-7	CA-82	BPA04+	CB5-4	CB-33	BPCMOD1+	CB2-8	CB-82	RCCK1+	CC2-1	CC-32	CD2-16	CD-32	
	CA5-4	CA-33	BMCSDINH-	CA2-6	CA-83	BPA05+	CB5-5	CB-34	BPCMOD2+	CB2-11	CB-83	RCCK1-	CC3-8	CC-33	CD2-4	CD-33	
	CA5-3	CA-34	BMCWRB-	CA2-10	CA-84	BPA06+	CB5-6	CB-35	BPCMOD3+	CB2-16	CB-84	GD39P+B	CC3-7	CC-34	CD2-3	CD-34	
	CA5-6	CA-35	BMCWLB-	CA2-8	CA-85	BPA07+	CB5-7	CB-36	BPCMOD4+	CB2-10	CB-85	WCLK1+	CC3-6	CC-35	CD2-2	CD-35	
	CA5-5	CA-36	BMCWTRB-	CA2-14	CA-86	BPA08+	CB5-8	CB-37	BPCMOD5+	CB2-9	CB-86	WCLK1-	CC3-5	CC-36	CD2-1	CD-36	
	CA5-8	CA-37	BMCXFSH-	CA1-16	CA-87	BPA09+	CB5-9	CB-38	BPCMOD6+	CB2-14	CB-87	GD43P+B	CC3-9	CC-37	CE1-8	CD-37	
BPCIOVI-	CA5-7	CA-38	BMCXLS1-	CA2-11	CA-88	BPA10+	CB5-11	CB-39	BPCMOD7+	CB2-17	CB-88		CC3-10	CC-38	CE1-7	CD-38	
	CA5-11	CA-39	BMCXLS2-	CA2-9	CA-89	BPA11+	CB5-14	CB-40	BPCMOD8+	CB2-11	CB-89		CC3-11	CC-39	CE1-6	CD-39	
	CA5-12	CA-40	BPCFLK+	CA1-3	CA-90	HSYSCLR-	CB5-9	CB-41	BPCMOD9+	CB2-14	CB-90		CC3-12	CC-40	CE1-5	CD-40	
	CA5-9	CA-41	BMCSS01-	CA1-15	CA-91	GND	CB5-10	CB-42	BPCMOD10+	CB2-15	CB-91		CC3-13	CC-41	CE1-9	CD-41	
GND	CA5-10	CA-42	BPCIR9-	CA1-3	CA-92	VCORE2	CB4-15	CB-43	BPCMOD11+	CB2-13	CB-92	SELDI+	CC3-14	CC-42	CE1-10	CD-42	
BMCWDLR+	CA4-15	CA-43	BMCSS02-	CA1-13	CA-93	VCORE2	CB4-16	CB-44	BPCMOD12+	CB2-3	CB-93	SELDI-	CC3-15	CC-43	CE1-11	CD-43	
	CA4-16	CA-44	BPCDR9-	CA1-6	CA-94	BPDPEL-	CB4-13	CB-45	BPCMOD13+	CB2-2	CB-94		CC3-16	CC-44	CE1-12	CD-44	
	CA4-14	CA-45	BMCSS03-	CA1-2	CA-95	GND	CB4-14	CB-46	BPCSTRB+	CB1-2	CB-95						
BMCWDLR+	CA4-1	CA-46	BMCPRCH-	CA1-7	CA-96	BPDPER-	CB4-2	CB-47	GND	CB1-4,12	CB-96						
SHIELD(GND)	CA4-2	CA-47	BMCENBL-	CA1-4	CA-97	BPAPEL-	CB4-3	CB-48	VSS	CB1-5	CB-97						
	CA4-3	CA-48	GND	CA1-3,11	CA-98	BPA99+	CB4-4	CB-49	VSS	NOT USED	CB-98						
VCC1	CA4-4,13	CA-49	VCC2	CA1-8	CA-99	BPA00+	CB4-5	CB-50	VBB	CB1-6	CB-99						
VCC1	CA4-4,13	CA-50	VCC2	SPARE	CA-100				VBB	NOT USED	CB-100						

B CABLE TO SMD NO'S 1 AND 2 A CABLE TO SMD NO'S 3 AND 4

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES -DIMENSIONS ARE IN INCHES -TOLERANCES	CHK	CONNECTOR SIGNAL NAME LIST, STORAGE MODULE CONTROLLER	
J01 ±.02	J02 ±.05	APPRD	SCALE
ANGLES ±1/2"		USED ON NEXT ASSY	SIZE DWG. NO. C LBD 2437
			REV. A

M	LTR	DATE	REVISION	DR	CK
J	V2176	1-21-76	REVISED PER ECR 2115	JFP	SW
K	1-4-77	PER ECR 2012		JFP	SW
L	3-9-77	REVISED PER ECR 2113		JFP	SW
M	4-11-77	REVISED PER ECR 2113		JFP	SW



RESISTOR DIPS INDICATED WITH * ARE TO BE INSERTED IN BOARD WITH PIN 1 OF DIP IN PIN 9 OF SOCKET. (7 PLACES)

SEE CHART 3

-914	JC	4
-913	JF	3
-912	JE	2
-911	JD	1
-XXX	FROM SET J'S OF DEVICES	

DATE: 30 DEC 76	BY: J.F. TRAVALINI	PRIME COMPUTER INC FRAMINGHAM, MASS
SEE BOM		STORAGE MODULE CONTROLLER WITH PROMS
D 4004-XX		M

II-41

4 3 2 1

SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41		
	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
	[Grid]																																										
SHEET	[Grid]																																										
SHEET	[Grid]																																										

M	LTR	DATE	REVISION	DR.	CK.
	A	4-11-77	RELEASED	JFK	JTG

LBD 2902 A

MATERIAL 11

DWN 21 JAN 1977
J.F. TRAVALINI
 CHD *[Signature]* 4/11/77
 ENG. *[Signature]* 4-11-77
 APPRD *[Signature]*

UNLESS OTHERWISE SPECIFIED
 -REMOVE ALL BURRS AND SHARP EDGES:
 -DIMENSIONS ARE IN INCHES
 -TOLERANCES
 JOX JOOX ANGLES
 ± .02 ± .005 ± 1/2°

USED ON _____ SCALE _____
 NEXT ASSY _____ SHEET 1 OF 4

PRIME COMPUTER, INC.
 FRAMINGHAM, MASS.

REVISION STATUS SHEET
 SMC 4004 EV

SIZE DWG. NO. **C LBD 2902** REV. A

D

D

C

C

B

B

A

A

4

3

2


1

JFK

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



I/O BUS ADDRESS
DRIVERS & RECEIVERS






LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
ADD - - +		
MODE0 +		
MODE1 +		
MODE2 +		
MODE3 +		
MODE4 +		

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES - DIMENSIONS ARE IN INCHES - TOLERANCES	CHK	I/O BUS INTERFACE LOGIC ADDRESS AND MODE LINES	
JXX JXX ANGLES ±.02 ±.006 ±.12°	ENG.	SCALE	SIZE DWG. NO.
USED ON	APPRD	SHEET 2 OF 41	C LBD2902
NEXT ASSY			REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



OCTAL ADDRESS DECODERS

MATERIAL		DWR	PRIME COMPUTER, INC.	
		CHR	NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES		ENG.	I/O BUS INTERFACE LOGIC	
		APPRD	ADDRESS DECODING	
JXX ±.02	JXX ±.005	ANGLES ±1/2°	USED ON	SCALE
		NEXT ASSY	SIZE	DWG. NO.
			SHEET 3 OF 4	C LBD2902
				REV. A





III-03

PDF-003


PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
COCMD+		
ADD_+ +		
DADOK-		
XPMOD-		
XPDEN-		
INAK-		
OTAOK+		
XPDEE-		
DREDY-		
DADOK+		



MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.	
	CHK	I/O BUS INTERFACE LOGIC ADDRESS PARITY	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG.	EV	
.XX .XXX ANGLES ±.02 ±.005 ± 1/2°	APPRD	SCALE	SIZE DWG. NO.
	USED ON	SHEET 4 of 41	C LBD 2902
	NEXT ASSY		REV. A


III-04

PDF-003



PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
DPI +		




MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES .XX .XXX ANGLES ±.02 ±.005 ±1/2°	ENG.	I/O BUS INTERFACE LOGIC DATA BUS LINES
	APPRD	EV
	USED ON	SCALE
	NEXT ASSY	SHEET 5 OF 41
		SIZE DWG. NO. C LBD2902
		REV. A

III-05

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




MATERIAL		DATE		PRIME COMPUTER, INC. NATICK, MASS.	
UNLESS OTHERWISE SPECIFIED		REV.		I/O BUS INTERFACE LOGIC	
- ALL DIMENSIONS AND		DATE		CONTROLLER INTERRUPT	
- DIMENSIONS ARE IN INCHES		APPROV.		EV	
- UNLESS NOTED		USED BY		SCALE	
		NEW REV		SHEET 6 OF 41	
				SIZE (DWG. NO.)	
				C LBD2902	
				REV. A	

100-003

11-06

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



USED TO CLEAR CONTROLLER DMA/DMC REQUEST ON L.E. DENAL+ MAY BE USED TO CLEAR L.E. TRIGGERED FLIP FLOPS

CONTROLLER INITIALIZE

CONTROLLER DMA/DMC REQUEST

CONTROLLER DMX INPUT COMMAND DECODED

DMA STROBE TO CONTROLLER

CONTROLLER CLEAR END OF RANGE

LBD MNEMONIC	EQUALS USER MNEMONIC	SOURCE LBD
CINIT- (CINIT-A)		
CEORA-		
CNRER-		
CFRDO+		
CNDRQ+		
XPDRQ+		

MATERIAL		DWG	
UNLESS OTHERWISE SPECIFIED - REMOVE ALL BURRS AND SHARP EDGES. - DIMENSIONS ARE IN INCHES - TOLERANCES		ENG.	
SIZE	ANGLES	APPRD	
±.02	±.05 ±1/2"	USED ON	
		NEXT ASSY	



PRIME COMPUTER, INC. NATICK, MASS.	
I/O BUS INTERFACE LOGIC DMX LOGIC	
EV	
SCALE	SIZE DWG. NO.
SHEET 7 OF 41	C LBD 2902
	REV. A

II-07

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
STORAGE MODULE CONTROLLER			
4004	SMC	E.V.	
SHEET 8 of 41	SIZE C	DWG. NO. LBD2902	REV. A

PDF-003

III-08

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
PIO AND INTERRUPT LOGIC			
SMC 4004		E.V.	
SHEET 9 of 41	SIZE C	DWG. NO. LBD2902	REV. A


III-09

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.		
PHASE REGISTER		
SMC	4004	E.V.
SHEET 10 OF 41	SIZE DWG. NO. C LBD2902	REV. A

JIE-10

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
PHASE REGISTER GATING			
SMC	4004	E.V.	
SHEET	11 of 41	SIZE DWG. NO.	REV.
		C LBD 2702	A


III-11

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
CLOCK LOGIC			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
12 of 41	C	LBD2902	A



III-12

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PDF-003

III-13

PRIME COMPUTER, INC. FRAMINGHAM, MASS.		
BIT COUNTER		
SMC	4004	EV.
SHEET 13 of 41	SIZE DWG NO C L13D 2112	REV A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC.			
FRAMINGHAM, MASS.			
WRITE & READ REGISTERS			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
14 of 41	C	LBD2902	A


PDF-003

TIE-14

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



III-15

PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

ORDER REGISTER
AND MASK CONDITIONS


SMC 4004 E.V.

SHEET	SIZE	DWG. NO.	REV.
15 OF 41	C	LBD2702	A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

ORDER ADDRESS REG &
ADDRESS INPUT MPX

SMC 4004 E.V

SHEET	SIZE	DWG. NO.	REV.
16 of 41	C	LBD2902	A


III-16

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

DMA REQUEST LOGIC


SMC 4004 E.V.

SHEET 17	of 41	SIZE C	DWG. NO. LBD 2902	REV A
----------	-------	--------	-------------------	-------

PDF-003

TIE/7

PRIME COMPUTER, INC.



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

DMA CHANNEL & CHAIN

SMC 4004 E.V.

SHEET 18 OF 41 SIZE DWG. NO. C LBD2702 REV. 7






PDF-003

III-18

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
WRITE REGISTER INPUT MIX			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
19	OF 41	C LBD2702	A


711-19

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.		
DMA BUSY AND OVERUN		
SMC	4004	E.V.
SHEET 20 of 41	SIZE DWG. NO. C LBD290Z	REV. A

III-20

PDF-003







III-21

PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
RECORD SIZE COUNT			
SMC	4004	E.V.	
SHEET 21	of 41	SIZE DWG. NO. C LBD2702	REV. A

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16








PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA TO READ REG (RIGHT BYTE)			
SMC 4004 E.V.			
SHEET 23 of 41	SIZE C	DWG. NO. LBD 2702	REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



III-23


PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA TO READ REG (LEFT BYTE)			
SMC	4004	E.V.	
SHEET 24	of 41	SIZE C	DWG. NO. LBD2902
			REV. A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
HEADER REGISTER			
SMC	4004	E.V.	
SHEET 25 of 41	SIZE C	DWG. NO. LBD 2902	REV. A


711-24

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
I/O SHIFT REGISTER			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
26 of 41	C	LBD 2702	A

III-25

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.


CHECK REGISTER LEFT

SMC 4004 E.V.

SHEET 27 of 41 SIZE C DWG. NO. LBD2902 REV. A

III-26

PDF-003



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO BUFFER			
SMC	4004	E.V.	
SHEET 28	of 41	SIZE C	DWG. NO. LBD2702
			REV. A


JLE27

72-2

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO ADDRESS AND DIFFERENCE LOGIC			
SMC	4004	E.V.	
SHEET	29 of 41	SIZE DWG. NO.	REV
		C LBD 2902	A


III-28

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
FIFO CONTROL LOGIC			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
30 OF 41	C	LBD2902	A


III-29

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16




PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DOUBLE INDEX AND RECORD ADDRESS LOGIC			
SIMC	4004	E.V.	
SHEET 31	of 41	SIZE C	DWG. NO. LBD 29C2
			REV A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



III-31




PRIME COMPUTER, INC.			
FRAMINGHAM, MASS.			
CHECK REGISTER (RIGHT)			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
32 OF 41	C	LB02102	A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DATA CONTROL			
SMC	4004	E.V.	
SHEET 33 OF 41	SIZE C	DWG. NO. LBD2902	REV A





III-32

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
DEVICE SELECT LOGIC			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
34 of 41	C	LBD 2702	A


III-33

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC.
FRAMINGHAM, MASS.

MISC. SMD SIGNALS AND OFFSET

SMC 4004 E.V.

SHEET 35 OF 41	SIZE C	DWG. NO. LBD2902	REV. A
----------------	--------	------------------	--------





III-34

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



III-35









PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
READ DATA AND CLOCK FROM SMD			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
37 of 41	C	LBD 2702	A

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.		
SERVO AND WRITE CLOCK		
SMC	4004	E.V
SHEET 38 of 41	SIZE C	DWG. NO. LBD 2702
		REV. A


III 36

PDF-003

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16








PRIME COMPUTER, INC.		
FRAMINGHAM, MASS.		
TAG SIGNALS TO SMD		
SMC	4004	E.V.
SHEET 39 OF 41	SIZE DWG. NO. C LBD 2902	REV. A

III-37

PRIME COMPUTER, INC.

A B C D E F G H J K L M N P R S T V W X Y

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16



PRIME COMPUTER, INC. FRAMINGHAM, MASS.			
BUS SIGNALS TO SMD			
SMC	4004	E.V.	
SHEET	SIZE	DWG. NO.	REV.
40 of 41	C	LBD2902	A

4

3

2

1

LTR DATE REVISION

D

D

(SOLDER SIDE)

(SOLDER SIDE)

NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN
VCC3	CA-1	BMCABL+	CA-51	VCC1	CB-1	BPA12+	CB-51
VCC1	CA-2		CA-52	VCC1	CB-2	BPA13+	CB-52
SHIELD(GND)	CA-3		CA-53	GND	CB-3	BPA14+	CB-53
BPCDCPN+	CA-4		CA-54	ISO(SPARE)	CB-4	BPA15+	CB-54
BPCDEN+	CA-5		CA-55	BMA99-	CB-5	BPA16+	CB-55
GND	CA-6	BMAPEL+	CA-56	BMA00-	CB-6	BPA1P+	CB-56
BPCDPNO-	CA-7	BMAPER+	CA-57	BMA01-	CB-7	GND	CB-57
BPCDPNA-	CA-8	BMDPEL-	CA-58	BMA02-	CB-8	BPARP+	CA-58
BPCDPNB-	CA-9	BMDPER-	CA-59	BMA03-	CB-9	BPCPIOT+	CA-59
BPCDPNC-	CA-10	GND	CA-60	BMA04-	CB-10	BPAPER-	CA-60
BPCDPND-	CA-11	BMD01+	CA-61	BMA05-	CB-11	BPC60CY+	CA-61
BPCDPNE-	CA-12	BMD02+	CA-62	BMA06-	CB-12	BPCREYD-	CA-62
BPCDPNF-	CA-13	BMD03+	CA-63	BMA07-	CB-13	BPDLP+	CA-63
BPCDPNG-	CA-14	BMD04+	CA-64	BMA08-	CB-14		CA-64
BPCDPNH-	CA-15	BMD05+	CA-65	BMA09-	CB-15	BPD01+	CA-65
BPCDEN+	CA-16	BMD06+	CA-66	BMA10-	CB-16	BPD02+	CA-66
BPCIPNO-	CA-17	BMD07+	CA-67	BMA11-	CB-17	BPD03+	CA-67
BPCIPNA-	CA-18	BMD08+	CA-68	BMA12-	CB-18	BPD04+	CA-68
BPCIPNB-	CA-19	BMD09+	CA-69	BMA13-	CB-19	BPD05+	CA-69
BPCIPNC-	CA-20	BMD10+	CA-70	BMA14-	CB-20	BPD06+	CA-70
BPCIPND-	CA-21	BMD11+	CA-71	BMA15-	CB-21	BPD07+	CA-71
SHIELD(GND)	CA-22	BMD12+	CA-72	BMA16-	CB-22	BPD08+	CA-72
BPCICPN+	CA-23	BMD13+	CA-73	BMA1P-	CB-23	BPD09+	CA-73
GND	CA-24	BMD14+	CA-74	BMARP-	CB-24	BPD10+	CA-74
BPCCHZ+	CA-25	BMD15+	CA-75	HPWRFL-	CB-25	BPD11+	CA-75
SHIELD(GND)	CA-26	BMD16+	CA-76	GND	CB-26	BPD12+	CA-76
	CA-27	BMD1P-	CA-77	VORE1	CB-27	V12-	CA-77
	CA-28	BMDRP-	CA-78	VORE1	CB-28	V12-	CA-78
	CA-29	BMCSELG-	CA-79	BPA01+	CB-29	BPD13+	CA-79
BPCOR+	CA-30	GND	CA-80	GND	CB-30	GND	CA-80
	CA-31	BMCSELB-	CA-81	BPA02+	CB-31	BPD14+	CA-81
	CA-32	BMCSELV-	CA-82	BPA03+	CB-32	BPD15+	CA-82
	CA-33	BMCIDINH-	CA-83	BPA04+	CB-33	BPD16+	CA-83
	CA-34	BMCVRS-	CA-84	BPA05+	CB-34	BPCMOD1+	CA-84
	CA-35	BMCWLB-	CA-85	BPA06+	CB-35	BPCMOD2+	CA-85
	CA-36	BMCRFSH-	CA-86	BPA07+	CB-36	BPCMOD3+	CA-86
	CA-37	BMCXS1-	CA-87	BPA08+	CB-37	BPCINAD+	CA-87
BPC30V1-	CA-38	BMCWSTRB-	CA-88	BPA09+	CB-38	BPCSLK+	CA-88
	CA-39	BMCXS2-	CA-89	BPA10+	CB-39	V12+	CA-89
	CA-40	BPCFLK+	CA-90	BPA11+	CB-40	V12+	CA-90
GND	CA-41	BMCSS01-	CA-91	HSYSCLR-	CB-41	HRUN-	CA-91
	CA-42	BPCIRB-	CA-92	GND	CB-42	HRUN-	CA-92
BMCWBLB+	CA-43	BMCSS02-	CA-93	VORE2	CB-43	BPCSTRB+	CA-93
	CA-44	BMCSS03-	CA-94	VORE2	CB-44	GND	CA-94
	CA-45	BMCSS03-	CA-95	BPDPER-	CB-45	VSS	CA-95
	CA-46	BMCPRCH-	CA-96	GND	CB-46	VSS	CA-96
BMCWDL1+	CA-47	BMCENBL-	CA-97	BPA99+	CB-47	VBB	CA-97
SHIELD(GND)	CA-48	GND	CA-98	BPAPEL-	CB-48	VBB	CA-98
VCC1	CA-49	VCC2	CA-99	BPA99+	CB-49	VBB	CA-99
VCC1	CA-50	VCC2	CA-100	BPA00+	CB-50	VBB	CA-100

NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN	NAME	CONN PIN
WDATO+	CC-1	SPROT+	CD-1	USLTG+	CE-1	WDAT2+	CF-1
WDATO-	CC-2	SPROT-	CD-2	USLTG-	CE-2	WDAT2-	CF-2
GND	CC-3	SSBSY+	CD-3	CYLTG+	CE-3	GND	CF-3
SCLKO+	CC-4	SSBSY-	CD-4	CYLTG-	CE-4	SCLK2+	CF-4
SCLKO-	CC-5		CD-5	HDTAG+	CE-5	SCLK2-	CF-5
RDDTO+	CC-6		CD-6	HDTAG-	CE-6	GND	CF-6
RDDTO-	CC-7		CD-7	CONTG+	CE-7	RDDT2+	CF-7
GND	CC-8		CD-8	CONTG-	CE-8	RDDT2-	CF-8
RCKO+	CC-9		CD-9	DRBUO+	CE-9	GND	CF-9
RCKO-	CC-10		CD-10	DRBUO-	CE-10	RCKK2+	CF-10
GND	CC-11		CD-11	DRBU1+	CE-11	RCKK2-	CF-11
WCLKO+	CC-12		CD-12	DRBU1-	CE-12	GND	CF-12
WCLKO-	CC-13		CD-13	DRBU2+	CE-13	WCLK2+	CF-13
GND	CC-14		CD-14	DRBU2-	CE-14	WCLK2-	CF-14
	CC-15		CD-15	DRBU3+	CE-15	GND	CF-15
	CC-16		CD-16	DRBU3-	CE-16	GND	CF-16
	CC-17		CD-17	DRBU4+	CE-17		CF-17
	CC-18		CD-18	DRBU4-	CE-18		CF-18
SELDO+	CC-19		CD-19	DRBU5+	CE-19		CF-19
SELDO-	CC-20		CD-20	DRBU5-	CE-20	SEL2+	CF-20
	CC-21		CD-21	DRBU6+	CE-21	SEL2-	CF-21
WDAT1+	CC-22		CD-22	DRBU6-	CE-22		CF-22
WDAT1-	CC-23		CD-23	DRBU7+	CE-23	WDAT3+	CF-23
GND	CC-24		CD-24	DRBU7-	CE-24	WDAT3-	CF-24
SCLK1+	CC-25		CD-25	DRBU8+	CE-25	GND	CF-25
SCLK1-	CC-26		CD-26	DRBU8-	CE-26	SCLK3+	CF-26
GND	CC-27		CD-27	DRBU9+	CE-27	SCLK3-	CF-27
RDDT1+	CC-28		CD-28	DRBU9-	CE-28	GND	CF-28
RDDT1-	CC-29		CD-29	USL20+	CE-29	RDDT3+	CF-29
GND	CC-30		CD-30	USL20-	CE-30	RDDT3-	CF-30
RCKK1+	CC-31		CD-31	USL21+	CE-31	GND	CF-31
RCKK1-	CC-32		CD-32	USL21-	CE-32	RCKK3+	CF-32
GND	CC-33		CD-33	INDXO+	CE-33	RCKK3-	CF-33
WCLK1+	CC-34		CD-34	INDXO-	CE-34	GND	CF-34
WCLK1-	CC-35		CD-35	SEEKER+	CE-35	WCLK3+	CF-35
GND	CC-36		CD-36	SEEKER-	CE-36	WCLK3-	CF-36
	CC-37		CD-37	SEEKIN+	CE-37	GND	CF-37
	CC-38		CD-38	SEEKIN-	CE-38		CF-38
	CC-39		CD-39	CCDET+	CE-39		CF-39
	CC-40		CD-40	GND	CE-40		CF-40
	CC-41		CD-41	READY+	CE-41		CF-41
SEL2+	CC-42		CD-42	READY-	CE-42	SEL2+	CF-42
SEL2-	CC-43		CD-43	ADDMK+	CE-43	SEL2-	CF-43
	CC-44		CD-44	ADDMK-	CE-44		CF-44

A

A

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.
	CHK	
UNLESS OTHERWISE SPECIFIED: - REMOVE ALL BURRS AND SHARP EDGES; - DIMENSIONS ARE IN INCHES - TOLERANCES	ENG.	CONNELT OF SIGNIFICANT NAME LIST
XX .XXX ANGLES = .02 ± .005 ± 1/2	APPRD	S.M.C. 4004
	USED ON	
	NEXT ASSY	

4

3

2

III-39

4

3

2

1

D

D

C

C





B

B

A

A

M	LTR	DATE	REVISION	DR.	CK.
A		9/16/76	RELEASED SEE ECR 1898 (CBL 1475-901 Rev. A)		
B		12-30-76	REVISED PER ECR 1928		
C		3-21-77	REVISED PER ECR 2137		



NOTES

- * 1. TERMINATOR IS TO BE INSTALLED ON LAST DEVICE IN EACH SYSTEM.
2. 80MB & 300MB MHD MAY BE INTERMIXED IN ANY SYSTEM OF TWO OR MORE DEVICES.

PART NUMBER	DESCRIPTION	DISK PACK
MHD2871-902	40 MB MHD 50 HZ	4245-901
MHD2871-901	40 MB MHD 60 HZ	
MHD2613-902	300MB MHD 50 HZ	4247-901
MHD2613-901	300MB MHD 60 HZ	
MHD2553-902	80 MB MHD 50 HZ	4246-901
MHD2553-901	80 MB MHD 60 HZ	

MATERIAL	DWN J.F. TRAVALINI 6-14-76
UNLESS OTHERWISE SPECIFIED	CHK W. Bogdan 7-12-76
-REMOVE ALL BURRS AND SHARP EDGES-	ENG. Dr. in Gardiner 9-22-76
-DIMENSIONS ARE IN INCHES-	APPRD H. W. HOFFER 9-16-76
-TOLERANCES	USED ON
.XX .XXX ANGLES	NEXT ASSY 4240/41/42/43
±.02 ±.005 ± 1/2°	

PRIME COMPUTER, INC. FRAMINGHAM, MASS.	
STORAGE MODULE SYSTEM CONFIGURATION	
SCALE	SIZE DWG. NO.
1" = 1"	C CCD2639-001
SHEET 1 OF 1	REV. C

DWG. NO. CCD 2639-001

4

3


2

1

11-01

WIRE LIST			COM- MENTS
FROM	TO	COLOR	
J1-22	J2-22	BLK	TP
J1-25	J2-25	WHT	
J1-46	J2-46	YEL	
J1-49	J2-49	ORG	
J1-48	J2-48	GRN	
J1-51	J2-51	GRY	
J1-52	J2-52	BLK WHT	
J1-55	J2-55	BLK RED	
J1-23	J2-23	BLK GRN	
J1-26	J2-26	BLK ORG	
J1-24	J2-24	BLK YEL	
J1-27	J2-27	BLK BLU	
J1-28	J2-28	WHT BLK	
J1-31	J2-31	WHT RED	
J1-29	J2-29	WHT GRN	
J1-32	J2-32	WHT ORG	
J1-30	J2-30	WHT BLU	
J1-33	J2-33	WHT YEL	
J1-34	J2-34	WHT BRN	
J1-37	J2-37	WHT GRY	
J1-35	J2-35	YEL BLK	
J1-38	J2-38	YEL RED	
J1-36	J2-36	YEL GRN	
J1-39	J2-39	YEL BLU	
J1-40	J2-40	YEL BRN	
J1-43	J2-43	YEL GRY	
J1-41	J2-41	ORG BLK	
J1-44	J2-44	ORG RED	
J1-01	J2-01	ORG GRN	
J1-04	J2-04	ORG BLU	
J1-02	J2-02	ORG BRN	
J1-05	J2-05	ORG GRY	
J1-10	J2-10	GRN BLK	
J1-13	J2-13	GRN RED	
J1-75	J2-75	GRN WHT	
J1-78	J2-78	GRN BLU	
J1-15	J2-15	GRN BRN	
J1-18	J2-18	GRN YEL	
J1-16	J2-16	GRN GRY	
J1-20	J2-20	GRY BLK	
J1-17	J2-17	GRY RED	
J1-21	J2-21	GRY WHT	
J1-42	J2-42	GRY YEL	
J1-45	J2-45	GRY ORG	
J1-56	J2-56	BLK	
J1-53	J2-53	WHT	
▲ J1-50	J2-50 ▲	YEL	
▲ J1-47	J2-47 ▲	ORG	
J1-76	J2-76	GRN	
J1-73	J2-73	GRY	
J1-77	J2-77	BLK WHT	
J1-74	J2-74	BLK RED	
J1-14	J2-14	BLK GRN	
J1-11	J2-11	BLK ORG	

M	LTR	DATE	REVISION	DR.	CK.
A		1/22/76	RELEASED	J.P.W.	J.P.W.
B		9-9-76	PER ECR 1898	J.P.W.	J.P.W.
C		11/17/76	ON WIRE LIST J1-74 WAS J1-44 & J2-74 WAS J2-44, CHANGED PER ECR 1976	J.P.W.	J.P.W.
D		1-17-77	ON WIRE LIST J1-50 WAS J1-51, J2-50 WAS J2-51, J1-47 WAS J1-54, J2-47 WAS J2-54 PER ECR 2023	J.P.W.	J.P.W.



- NOTES:
1. STAMP MARKINGS J1 & J2 .19 HIGH IN BLACK INK LOCATE APPROX AS SHOWN.
 2. TYPE PART NO. & REVISION IN BLACK ON ITEM 8 AS SHOWN.
 3. CUT OFF UNUSED WIRES AND TERMINATE INSIDE CABLE BOTH ENDS.


-901	10' ± 6"	DWN <i>W. Bogar</i> 12/17/75	PRIME COMPUTER, INC. FRAMINGHAM, MASS.
DASH NO.	DIM L		
MATERIAL	SEE BOM	ENG. <i>David Gardner</i> 1/22/76	CABLE, DAISY CHAIN (SMD)
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES: -DIMENSIONS ARE IN INCHES -TOLERANCES		APPRD <i>H.W. Noble</i> 7-16-76	
.XX ± .02	.XXX ± .005	ANGLES ± 1/2°	USED ON NEXT ASSY 4241-901
SCALE NONE		SIZE C	DWG. NO. CBL1481-XXX
SHEET 1 OF 1		REV D	

ORG. NO. CBL1481-XXX REV. D

CR-2

IV-02

WIRE LIST					COM- MENTS
FROM	TO	BASE COLOR	STRIP COLOR		
CI-01	J1-25	BLK	---		TP
CI-02	J1-22	WHT	---		
CI-03	J1-49	YEL	---		
CI-04	J1-46	ORG	---		
CI-05	J1-51	GRN	---		
CI-06	J1-48	GRY	---		
CI-07	J1-55	BLK	WHT		
CI-08	J1-52	BLK	RED		
CI-09	J1-26	BLK	GRN		
CI-10	J1-23	BLK	ORG		
CI-11	J1-27	BLK	YEL		
CI-12	J1-24	BLK	BLUE		
CI-13	J1-31	WHT	BLK		
CI-14	J1-28	WHT	RED		
CI-15	J1-32	WHT	GRN		
CI-16	J1-29	WHT	ORG		
CI-17	J1-33	WHT	BLUE		
CI-18	J1-30	WHT	YEL		
CI-19	J1-37	WHT	BRWN		
CI-20	J1-34	WHT	GRY		
CI-21	J1-38	YEL	BLK		
CI-22	J1-35	YEL	RED		
CI-23	J1-39	YEL	GRN		
CI-24	J1-36	YEL	BLUE		
CI-25	J1-43	YEL	BRWN		
CI-26	J1-40	YEL	GRY		
CI-27	J1-44	ORG	BLK		
CI-28	J1-41	ORG	RED		
CI-29	J1-04	ORG	GRN		
CI-30	J1-01	ORG	BLUE		
CI-31	J1-05	ORG	BRWN		
CI-32	J1-02	ORG	GRY		
CI-33	J1-13	GRN	BLK		
CI-34	J1-10	GRN	RED		
CI-35	J1-78	GRN	WHT		
CI-36	J1-75	GRN	BLUE		
CI-37	J1-18	GRN	BRWN		
CI-38	J1-15	GRN	YEL		
CI-39	J1-20	GRN	GRY		
CI-40	J1-16	GRY	BLK		
CI-41	J1-21	GRY	RED		
CI-42	J1-17	GRY	WHT		
CI-43	J1-45	GRY	YEL		
CI-44	J1-42	GRY	ORG		
C2-01	J1-56	BLK	---		
C2-02	J1-53	WHT	---		
C2-03	J1-50	YEL	---		
C2-04	J1-47	ORG	---		
C2-05	J1-76	GRN	---		
C2-06	J1-73	GRY	---		
C2-07	J1-77	BLK	WHT		
C2-08	J1-74	BLK	RED		
C2-09	J1-14	BLK	GRN	TP	
C2-10	J1-11	BLK	ORG		



LTR	DATE	REVISION	DR.	CK.
A	1/22/76	RELEASED	JLW	JLW
B	9-9-76	PER ECR 1898	JLW	JLW
C	1-17-77	REVISED PER ECR 2023 & 2024	JLW	JLW

- NOTES:
1. STAMP MARKING CI-C2 .19 HIGH IN WHITE INK LOCATE APPROX AS SHOWN.
 2. INSERT KEY ITEM 4 BETWEEN SLOTS 25/26 & 27/28 OF ITEM 2.
 3. INSTALL ITEM 10 IN CUTOFF OF ITEM 6 TO INSURE TIGHT FIT OF CABLE.
 4. TYPE PART NO. & REV IN BLACK ON ITEM 7 AS SHOWN.

5. STAMP MARKING J1 .19 HIGH IN BLACK INK LOCATE APPROX AS SHOWN.
6. CUT OFF UNUSED WIRES AND TERMINATE INSIDE CABLE BOTH ENDS.

MATERIAL	DWN	PRIME COMPUTER, INC. NATICK, MASS.	
SEE BOM	CHK		
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES; -DIMENSIONS ARE IN INCHES -TOLERANCES	ENG.	CABLE CONTROL (SMD) TO 4004 CONTROLLER	
JXX JXXX ANGLES ±.02 ±.005 ± 1/2°	APPD		
USED ON	SCALE NONE		SIZE DWG. NO.
NEXT ASSY 4240-901	SHEET 1 OF 1		REV C


CBL 1475-XXX C

A 2 BR

III-03

WIRE LIST				
FROM	TO	COLOR	TYPE OF WIRE	SIGNAL
C1-01	J1-B	BLUE	SHIELDED	WRITE DATA
C1-02	J1-A	WHITE		
C1-03	J1-D	SHIELD*		
C1-04	J1-N	BLUE		SERVO CLOCK
C1-05	J1-M	WHITE		
C1-06	J1-K	SHIELD*		
C1-07	J1-V	BLUE		READ DATA
C1-08	J1-U	WHITE		
C1-09	J1-T	SHIELD*		
C1-10	J1-X	BLUE		READ CLOCK
C1-11	J1-W	WHITE		
C1-12	J1-Y	SHIELD*		
C1-13	J1-J	BLUE	SHIELDED	WRITE CLOCK
C1-14	J1-H	WHITE		
C1-15	J1-E	SHIELD*		
C1-16				
C1-17				
C1-18				
C1-19				
C1-20	J1-BB	RED	TWISTED	UNIT SELECT
C1-21	J1-DD	BLACK	PAIR	
C1-22				
C1-23	J2-B	BLUE	SHIELDED	
C1-24	J2-A	WHITE		
C1-25	J2-D	SHIELD*		
C1-26	J2-N	BLUE		
C1-27	J2-M	WHITE		
C1-28	J2-K	SHIELD*		
C1-29	J2-V	BLUE		
C1-30	J2-U	WHITE		
C1-31	J2-T	SHIELD*		
C1-32	J2-X	BLUE	SHIELDED	
C1-33	J2-W	WHITE		
C1-34	J2-Y	SHIELD*		
C1-35	J2-J	BLUE		
C1-36	J2-H	WHITE		
C1-37	J2-E	SHIELD*		
C1-38				
C1-39				
C1-40				
C1-41				
C1-42	J2-BB	RED	TWISTED	
C1-43	J2-DD	BLACK	PAIR	

M	LTR	DATE	REVISION	DR.	CK.
A		1/22/76	RELEASED	J.P.L.	J.P.L.
B		10-15-76	REVISED PER ECR 1923	J.P.P.	J.P.L.
C		11/15/76	ITEM 5 WAS RE-ASSEMBLED & 5TH CHANGE ON ITEMS 4, 5, 7 & 8 PER ECR 2003-B	J.T.S.	J.P.L.



- * 1. SOLDER ONE END OF JUMPER (ITEM #23) TO BOTH ENDS OF SHIELD OF ITEM #1 (20 PLACES). CRIMP OTHER END OF JUMPERS TO ITEMS # 5 OR # 8 AS REQ. LENGTH OF JUMPER TO BE DETERMINED BY ASSEMBLER.
- 2. INSERT ITEM # 9 (KEY) BETWEEN SLOTS 25/26 & 27/28 OF ITEM # 3.
- 3. ITEM 16 MUST PROTRUDE THRU ITEM 18 TO ASSURE POSITIVE STRAIN RELIEF
- 4. STAMP MARKINGS C1 IN WHITE INK .19 HIGH. LOCATE APPROX. AS SHOWN.
- 5. STAMP MARKINGS J1 & J2 IN BLACK INK .19 HIGH. LOCATE APPROX. AS SHOWN.
- 6. TYPE PART NUMBER & REVISION ON ITEM # 22 AS SHOWN.
- 7. FOR CABLE CODING LOCATION, SEE DWG INS1210.

MATERIAL			DWN J.P.L. 1/22/76	PRIME COMPUTER, INC. FRAMMINGHAM, MASS.	
UNLESS OTHERWISE SPECIFIED -REMOVE ALL BURRS AND SHARP EDGES. -DIMENSIONS ARE IN INCHES -TOLERANCES			CHK J.P.P. 1/22/76	CABLE DATA (SMD) TO 4004 CONTROLLER	
-901	10 FT. ± 6"	10 FT. ± 6"	15 FT. ± 6"	USED ON	SCALE NONE
-XXX	DIM. "A"	DIM. "B"	DIM. "C"	JXX JXX ANGLES ± .02 ± .05 ± 1/2"	SHEET / OF 1
				REV. D	CBL1479-XXX C

IV-04

3-XXX-67H192

5-11

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>J.P.P.</i> 12-30-76	TITLE: STORAGE MODULE CONTROLLER SUB-ASSEMBLY		BOM ESA 2875 -XXX			REV. D			
		CHK. <i>J.P.P.</i>			NHA: 4004-XXX	SHT. 1 OF 3					
		ENG. <i>J.P.P.</i>			REV. ECN CK	REV. ECN CK					
		APPRD. <i>J.P.P.</i>			A 192A	B 2012	C 2113	D 2153			
STANDARD COST _____		DATE _____									
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
1	D	ESA2060-901	1							SOCKET ASSY, SMC	
2	C	MEC0587	1							STIFFENER ASSY	
3	C	MEC0270	1							PINFIELD GUARD	
4	A	MEC0412	4							STANDOFF, PINFIELD GUARD	
5		MEC0309-004	10							SCREW, RD HD NYLON *4-40 X 1/4 LG	
6		MEC0303-005	5							SCREW, PN HD CRES *4-40 X 5/16 LG	
7		MEC0388-002	7							NUT, SELF LOCKING *4-40	
8		MEC0356	5							WASHER, FLAT FIBER *4	
9		MEC0292	1							PLATE, SERIAL NO.	
10		MEC2370-001	1							LABEL, ECN LOG	
11		MEC0303-007	2							SCREW, BD HD *4-40 X 7/16 LG	
12											
13		MEC1836-001	2							HEAT SINK, 1 HOLE	
14		MEC8068-001	A/R							COMPOUND, THERMAL JOINT	
15		CAPO552-529	2							CAP. TANT 10.0uF 35V ±10% C1, C2	
16		MEC0159-001	1'							TUBING, HEAT SHRINK 3/4 ID	
17		MEC0159-006	3"							TUBING, HEAT SHRINK 1/8 ID	
18		WIR0542-000	6"							WIRE, 22AWG STRANDED (BLACK)	
19		WIR0542-002	2'							WIRE, 22AWG STRANDED (RED)	
20		WIR0542-003	6"							WIRE, 22AWG STRANDED (ORANGE)	
21		WIR1221-003	2"							WIRE, BUSS *22 AWG	
22		RES0250-202	1							RESISTOR NETWORK 2K	

PPF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>J.P.P.</i> 12-30-76	TITLE: STORAGE MODULE CONTROLLER SUB-ASSEMBLY		BOM ESA 2875 -XXX			REV. D			
		CHK.			NHA:	SHT. 2 OF 3					
		ENG.			REV. ECN CK	REV. ECN CK					
		APPRD.									
STANDARD COST _____		DATE _____									
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
23		RES0250-153	1							RESISTOR NETWORK 15K	
24		RES1242-222	1							RESISTOR NETWORK 2.2K	
25		MEC1546-001	1							DELAY LINE (DL1)	
26		RES0250-560	5							RESISTOR NETWORK 56Ω	
27		RES0250-820	2							RESISTOR NETWORK 82Ω	
28		RES0250-102	2							RESISTOR NETWORK 1K	
29		MEC1546-002	1							DELAY LINE (DL2)	
30		REL1539	1							RELAY, REED SPDT	
31	A	MEC1721-127	1							RESISTOR CAP ASSY (RC127)	
32		ICD2486	2							REGULATOR	
33		ICD0025	5							74H00	
34		ICD0026	1							74H01	
35		ICD0027	1							7402	
36		ICD0028	13							74H04	
37		ICD0029	6							74H08	1V
38		ICD0030	4							74H10	
39		ICD0031	4							74H11	
40		ICD0033	3							74H20	
41		ICD0034	3							74H21	
42		ICD0035	2							74H30	
43		ICD0038	9							74H50	
44		ICD0039	8							74H52	

PPF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>J.P.P.</i> 12-30-76	TITLE: STORAGE MODULE CONTROLLER SUB-ASSEMBLY		BOM ESA2875 -XXX			REV. D			
		CHK.			NHA:	SHT. 3 OF 3					
		ENG.			REV. ECN CK	REV. ECN CK					
		APPRD.									
STANDARD COST _____		DATE _____									
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
45		ICD0040	4							74H53	
46		ICD0041	3							74H61	
47		ICD0042	1							74H62	
48		ICD0043	3							74H74	
49		ICD0046	1							74H106	
50		ICD0058	6							7442	
51		ICD0059	1							8094	
52		ICD0060	4							8262	
53		ICD0062	1							9602	
54		ICD0065	1							75452	
55		ICD0069	1							7432	
56		ICD0070	10							74564	
57		ICD0071	1							74574	
58		ICD0072	16							745112	
59		ICD0074	8							745153	
60		ICD0075	2							745157	
61		ICD0076	9							745174	
62		ICD0078	8							745194	
63		ICD0079	2							82562	
64											
65		ICD0085	3							74500	
66		ICD0086	4							74504	

PPF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>J.P.P.</i> 12-30-76	TITLE: STORAGE MODULE CONTROLLER SUB-ASSEMBLY		BOM ESA2875 -XXX			REV. D			
		CHK.			NHA:	SHT. 4 OF 4					
		ENG.			REV. ECN CK	REV. ECN CK					
		APPRD.									
STANDARD COST _____		DATE _____									
ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
67		ICD0088	1							74510	
68		ICD0089	4							74511	
69		ICD0097	2							74586	
70		ICD0112	7							8095	
71											
72		ICD0191	3							7408	
73		ICD0194	5							7400	
74		ICD0195	2							7404	
75		ICD0196	1							7410	
76		ICD0201	4							7474	
77		ICD0215	2							74H55	
78		ICD0680	1							7427	
79		ICD2204	2							745169	
80		ICD2333	3							74502	
81		ICD2334	4							74508	
82		ICD2336	1							74520	
83		ICD2338	6							74532	
84		ICD2339	1							74537	
85		ICD2345	2							745260	
86		ICD2346	2							82509	
87		ICD2476	4							74166	
88		ICD2477	3							74393	

PPF-004A
IV-05

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. J.F.F. 12-30-76	TITLE: STORAGE MODULE CONTROLLER SUB-ASSEMBLY			BOM ESA2875 -XXX			REV. D		
		CHK.				NHA:			SHT. 1 OF 1		
		ENG.				REV.	ECN	CK	REV.	ECN	CK
		APPRD.									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-902-	-903-	-904-	-905-	-906-			-907-
89		ICD 2478	11							74LS157	
90		ICD0052	16							74LS1	
91		ICD 2480	2							74LS174	
92		ICD 2481	6							74LS175	
93		ICD 2482	3							74LS163	
94		ICD 2483	11							75107A	
95		ICD 2484	12							75110	
96		ICD 2340	2							74LS1	
97		CA0130-506	1							CAPTANT 3.3uf 35V ±10% C3	

PPF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. LB12/30/76	TITLE: STORAGE MODULE CONTROLLERS SUB-ASSEMBLY			BOM 4004 -XXX			REV. M		
		CHK. J.G.				NHA:			SHT. 1 OF 1		
		ENG. Gardner 1-04-77				REV.	ECN	CK	REV.	ECN	CK
		APPRD. H.W. Maly 1-25-77									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-902-	-903-	-904-	-905-	-906-			-907-
1	D	ESA2875-901	1	1	1	1	1			STORAGE MOD CNTRL SUB ASSY	
2	A	MEC1901-056	1	1	1	1				PROM SET JB SMC	
3	A	MEC1901-073	-	-	-	1				PROM SET JC SMC	
3	A	MEC1901-079	1	-	-	-				PROM SET JD SMC	
3	A	MEC1901-080	-	1	-	-				PROM SET JE SMC	
3	A	MEC1901-081	-	-	1	-				PROM SET JF SMC	
A		SPC2466	REF							PRODUCT SPEC	
C		LBD2437	REF							LOGIC BLOCK DIAGRAM	
C		CCD2639-001	REF							STORAGE MODULE SYSTEM CONFIGURATION	

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. W.B. 9/15/76	TITLE: DCU, MHD 300MB & DISK PACK 230V 50HZ			BOM 4242-A-XXX			REV. B		
		CHK. J.B. 12/30/76				NHA:			SHT. 1 OF 1		
		ENG. Gardner 1-04-77				REV.	ECN	CK	REV.	ECN	CK
		APPRD. H.W. Maly 12-30-76									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-902-	-903-	-904-	-905-	-906-			-907-
1	D	4004-901	1							DCU STORAGE MODULE	
2	C	MHD2613-902	1							MHD 300MB 230V	
3	C	CBL1475-901	1							CABLE, SMD TO 4004	
4	D	CBL1479-901	1							CABLE, 4004 TO CDC S.MOD	
5		4247-901	1							DISK PACK 300MB	
6	C	ESA2818-901	1							STORAGE MODULE TERMINATOR	Ⓜ
7		MEC0431-001	1							LABEL, PART NUMBER	

PPF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. W.B. 9/15/76	TITLE: DCU, MHD 300MB & DISK PACK 208V 60HZ			BOM 4242-XXX			REV. B		
		CHK. J.B. 12/30/76				NHA:			SHT. 1 OF 1		
		ENG. Gardner 1-04-77				REV.	ECN	CK	REV.	ECN	CK
		APPRD. H.W. Maly 12-30-76									
STANDARD COST		DATE									
ITEM	SIZE	PART NUMBER	QUANTITY						DESCRIPTION	STANDARD COST	
			-901-	-902-	-903-	-904-	-905-	-906-			-907-
1	D	4004-901	1							DCU STORAGE MODULE	
2	C	MHD2613-901	1							MHD, 300MB 208V	
3	C	CBL1475-901	1							CABLE, SMD TO 4004	
4	D	CBL1479-901	1							CABLE, 4004 TO CDC S.MOD	
5		4247-901	1							DISK PACK 300MB	
6	C	ESA2818-901	1							STORAGE MODULE TERMINATOR	Ⓜ
7		MEC0431-001	1							LABEL, PART NUMBER	
C		CCD2639-001	REF							S. MODULE SYSTEM CONFIGURATION	

PPF-004A
IV-06

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>Lester 3/22/76</i> CHK. <i>J. Boyan 3/23/76</i> ENG. APPRD.	TITLE: STORAGE MODULE (ADD-ON) DEVICE 50 HZ	BOM 4241A -XXX REV. C	
STANDARD COST _____		DATE _____	NHA: _____	SHT. 1 OF 1	
REV.	ECN	CK	REV.	ECN	CK
A	REL	2/18			
B	1825	4/18			
C	1949	5/12			

ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
1	C	MHD2553-902	1	1						BOMB STORAGE MODULE 50HZ	△
2	C	CBL1481-901	1	1						CABLE, DAISY CHAIN	
3		4246-901	1	1						DISKPACK, BOMB	△
4		CBL1479-901	-	1						CABLE, DATA-SMD TO 4004	
5	B	CBL2618-901	1	1						CABLE, SAFETY GROUND.	△
NOTE:											
4241-A-901			IS	ZND	OR	4	TH	DEVICE	IN	DAISY	CHAIN
4241-A-902			IS	3RD	DEVICE	IN	DAISY	CHAIN			

PBF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>Lester 3/22/76</i> CHK. <i>J. Boyan 3/23/76</i> ENG. <i>Coover 3/11/76</i> APPRD.	TITLE: STORAGE MODULE SYSTEM 50 HZ (80 MB)	BOM 4240-A -XXX REV. D	
STANDARD COST _____		DATE _____	NHA: _____	SHT. 1 OF 1	
REV.	ECN	CK	REV.	ECN	CK
A	REL	2/18			
B	1825	4/18			
C	1949	5/12			
D	2137	7/6			

ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
1		MHD2553-902	1							BOMB STORAGE MODULE DISK DRIVE	△
2	C	ESA2818-901	1							STOR. MODULE TERMINATOR	△
3	D	4004-901	1							CONTROLLER (SMC)	
4	C	CBL1475-901	1							CABLE, CONTROL	
5	D	CBL1479-901	1							CABLE, DATA	
6		4246-901	1							DISK PACK BOMB	△
7	B	CBL2618-902	1							CABLE, SAFETY GROUND	△
NOTE:											
C 0002639-001 REF										S. MODULE SYSTEM CONFIGURATION	

PBF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>Lester 3/19/76</i> CHK. <i>J. Boyan 3/23/76</i> ENG. <i>Coover 3/11/76</i> APPRD.	TITLE: STORAGE MODULE SYSTEM 60 HZ (80 MB)	BOM 4240 -XXX REV. D	
STANDARD COST _____		DATE _____	NHA: _____	SHT. 1 OF 1	
REV.	ECN	CK	REV.	ECN	CK
A	REL	2/18			
B	1825	4/18			
C	1949	5/12			
D	2137	7/6			

ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
1	C	MHD2553-901	1							BOMB STORAGE MODULE DISK DRIVE.	△
2	C	ESA2818-901	1							STORAGE MODULE TERMINATOR	△
3	D	4004-901	1							CONTROLLER (SMC)	
4	C	CBL1475-901	1							CABLE, CONTROL	
5	D	CBL1479-901	1							CABLE, DATA	
6		4246-901	1							DISK PACK BOMB	△
7	B	CBL2618-902	1							CABLE, SAFETY GROUND	△
NOTE:											
C 0002639-901 REF										S. MODULE SYSTEM CONFIGURATION	

PBF-004A

PRIME COMPUTER INC. FRAMINGHAM, MASS.		DWN. <i>Lester 3/19/76</i> CHK. <i>J. Boyan 3/23/76</i> ENG. APPRD.	TITLE: STORAGE MODULE (ADD-ON) DEVICE 60 HZ	BOM 4241 -XXX REV. C	
STANDARD COST _____		DATE _____	NHA: _____	SHT. 1 OF 1	
REV.	ECN	CK	REV.	ECN	CK
A	REL	2/18			
B	1825	4/18			
C	1949	5/12			

ITEM	SIZE	PART NUMBER	QUANTITY							DESCRIPTION	STANDARD COST
			-901	-902	-903	-904	-905	-906	-907		
1	C	MHD2553-901	1	1						BOMB STORAGE MODULE 60HZ	△
2	C	CBL1481-901	1	1						CABLE, DAISY CHAIN	
3		4246-901	1	1						DISKPACK, BOMB	△
4	D	CBL1479-901	-	1						CABLE, DATA-SMD TO 4004	
5	B	CBL2618-901	1	1						CABLE, SAFETY GROUND	△
NOTE:											
4241-901			IS	2ND	OR	4TH	DEVICE	IN	DAISY	CHAIN	
4241-902			IS	3RD	DEVICE	IN	DAISY	CHAIN			

PBF-004A

